References
- H. Son, I. Kim, S. Lee, K. Jung, B. Park and K. Baik, "Reliability Studies on Cu/SnAg Double-Bump Flip Chip Assemblies for Fine Pitch Applications", J. Microelectron. Packag. Soc., 15(2), 37 (2008).
- S. Han, I. Cho and Y. Shin, "Reliability of Sn-8Zn-3Bi Solder Paste Applied to Lead and Lead-free Plating on Lead-frame under Thermal Shock Test", J. Microelectron. Packag. Soc., 14(2), 35 (2007).
- Y. K. Kim, I. S. Park and J. Choi, "Strip type panel warpage analyses for PBGA chip packaging", Microelectronics Reliability, 50, 398 (2010). https://doi.org/10.1016/j.microrel.2009.12.010
- C. Mao and R. Chen, "Packaging parameter analysis and optimization design on solder joint reliability for twin die stacked packages by variance in strain energy density (SED) of each solder joint", Microelectronics Reliability, 48, 119 (2008). https://doi.org/10.1016/j.microrel.2007.01.087
- T. Tee and Z. Zhong, "Board level solder joint reliability analysis and optimization of pyramidal stacked die BGA packages", Microelectronics Reliability, 44, 1957 (2004). https://doi.org/10.1016/j.microrel.2004.04.019
- Y. Lai and T. H. Wang, "Optimal design towards enhancement of board-level thermomechanical reliability of wafer-level chip-scale packages", Microelectronics Reliability, 47, 104 (2007). https://doi.org/10.1016/j.microrel.2006.04.008
- Y. Lai, T. H. Wang and C. Wang, "Optimization of Thermomechanical Reliability of Board-level Package-on-Package Stacking Assembly", IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 29, 864 (2006). https://doi.org/10.1109/TCAPT.2006.885970
- T. Wang and Y. Lai, "Optimization of Thermomechanical Reliability of Board-Level Flip-Chip Packages Implemented With Organic or Silicon Substrates", IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 31(2), 174 (2008). https://doi.org/10.1109/TEPM.2008.919332
- T. Wang, Y. Lai, C. Lee, and Y. Lin, "Coupled Power and Thermal Cycling Reliability of Board-Level Package-on-Package Stacking Assembly", IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 32(1), 14 (2009). https://doi.org/10.1109/TEPM.2008.2005300
- T. Wang, C. Wang, Y. Lai, K. Chang and C. Lee, "Optimization of board-level thermomechanical reliability of high performance flip-chip package assembly", Microelectronic Engineering., 85(4), 659 (2008). https://doi.org/10.1016/j.mee.2007.12.022
- G. Taguchi, "Quality engineering (Taguchi methods) for the development of electronic circuit technology", IEEE Trans Reliab., 44(2), 225 (1995). https://doi.org/10.1109/24.387375
- I. Ward and D. Hardley, An Introduction to the Mechanical Properties of Solid Polymers, John Wiley & Sons Ltd., United Kingdom (1993).
- G. Wang, Z. Cheng, K. Becker and J. Wilde, "Applying Anand Model to Represent the Viscoplastic Deformation Behavior of Solder Alloys," Journal of Electronics Packaging, 123, 247 (2001). https://doi.org/10.1115/1.1371781