The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

An Energy-Efficient Task Scheduling Algorithm for Multi Processor Embedded System by Laxity Estimation

멀티 프로세서 임베디드 시스템에서 여유시간 예측에 의한 저전력 태스크 스케줄링

  • 서범식 (서강대학교 전자공학과 CAD & ES. 연구실) ;
  • 황선영 (서강대학교 전자공학과 CAD & ES. 연구실)
  • Received : 2010.07.12
  • Accepted : 2010.11.04
  • Published : 2010.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a scheduling algorithm that can reduce the power consumed for execution of application programs and the communication cost incurred due to dependencies among tasks. The proposed scheduling algorithm can increase energy efficiency of the DVS(Dynamic Voltage Scaling) by estimating laxity usage during scheduling, making up for conventional algorithms that apply the DVS after scheduling. Energy efficiency can be increased by applying the proposed algorithm to complex multimedia applications. Experimental results show that energy consumptions for executing HD MPEG4, MotionJPEG codec, MP3, and Wavelet have been reduced by 11.2% on the average, when compared to conventional algorithms.

본 논문은 멀티프로세서 임베디드 시스템에서 사용하는 어플리케이션을 구성하는 태스크를 수행하는데 필요한 전력과 태스크간의 의존성에 의해서 발생하는 통신 비용을 감소시킬 수 있는 스케줄링 알고리듬을 제안한다. 제안된 알고리듬은 기존 알고리듬에서는 통신비용은 고려하였으나 스케줄링 단계에서는 동적 전력 관리 결과를 고려하지 않는 점을 보완하여 스케줄링 단계에서 여유시간(Laxity) 사용을 예측하여 동적 전압 관리의 효율을 높이는 방법을 사용한다. 이를 통해 복잡한 멀티미디어 어플리케이션에 동적 전력 관리를 적용하여 수행 시 에너지 효율을 높였다. 실험 결과 멀티미디어 어플리케이션인 HD MPEG4, MotionJPEG codec, MP3, Wavelet 프로그램을 멀티프로세서 환경에서 제안된 알고리듬을 이용하여 저전력 스케줄링 결과 기존 방식에 비해 평균 11.2%의 에너지 감소를 얻었다.

Keywords

References

  1. M. Pedram and J. Rabaey, Power Aware Design Methodologies, Kluwer Academic Pub., 2002.
  2. International Technology Roadmap for Semiconductors 2002, http://public.itrs.net.
  3. Berkeley Predictive TechnologyModels and BSIM4, http://www-device.eeecs.berkeley.edu/ research.html.
  4. R. Jejurikar, C. Pereira, and R. Gupta, "Leakage Aware Dynamic Voltage Scaling for Real-time Embedded Systems," in Proc. Design Automation Conference, San Diego, CA, pp.275- 280, June, 2004.
  5. J. Rabaey and M. Pedram, Low Power Design Methodologies, Kluwer Academic Pub., 1996.
  6. Y. Lu, L. Benini, and G. DeMicheli, "Power-Aware Operating Systems for Interactive Systems", IEEE Trans. on VLSI Systems, Vol.10, No.2, pp.119-134, Apr. 2002, https://doi.org/10.1109/92.994989
  7. Y. Lu, L. Benini, and G. DeMicheli, "Operating- system Directed Power Reduction," in Proc. Int. Symp. Low Power Electronics and Design, Rapallo, Italy, pp.37-42, July 2000.
  8. G. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. Horowitz, "A Variable-frequency Parallel I/O Interface with Adaptive Power-supply Regulation," IEEE Journal of Solid-State Circuits. Vol.35, No.11, pp.1600-1610, Nov. 2000. https://doi.org/10.1109/4.881205
  9. L. Shang, L. Peh, and N. Jha, "Dynamic Volotage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems," IEEE Trans. on VLSI Systems, Vol.15, No.4, pp.427-437, Nov. 2000.
  10. S. H. Lee, Y. C. Yoon, and S. Y. Hwang, "Communication-Aware Task Assignment Algorithm for MPSoC Using Shared Memory," Journal of Systems Architecture, Vol.56, No.7, pp.233-241, July 2010. https://doi.org/10.1016/j.sysarc.2010.03.001
  11. A. Chandrakasan, A. Sheng, and R. Brodersen, "Low-Power CMOS Degital Design," IEEE Journal of Solid-State Circuits, Vol.27, No.4, pp.473-484, Apr. 1992. https://doi.org/10.1109/4.126534
  12. Y. Shin, K. Choi, and T. Sakurai, "Power Optimization of Real-Time Embedded Systems on Variable Speed Processors," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, pp.365-368, Nov. 2000.
  13. M. Pedram and J. Rabaey, Power Aware Design Methodologies, Kluwer Academic Pub., 2002.
  14. A. Jerraya and W. Wolf, Multiprocessor Systems-on-Chips, Morgan Kaufmann Pub., 2005.
  15. W. Wolf, High-Performance Embedded Computing, Morgan Kaufmann Pub., 2007.
  16. 김현진, 홍혜정, 김홍식, 강성호, "멀티프로세서상의 에너지 소모를 고려한 동적 전압 스케일링 및 전력 셧다운을 이용한 태스크 스케줄링", 한국통신학회논문지, 46권 7호, pp.22-28, 2009년 7월.
  17. 노경우, 박창우, 김석윤, " 멀티프로세서 시스템을 위한 동적 전압 조절 기반의 효율적인 스케줄링 기법," 대한전기학회논문지, 제 57권 제3호, pp.421-428, 2008년 3월.
  18. Y. Zhang, X. Hu, and D. Chen, "Task Scheduling and Voltage Selection for Energy Minimization," in Proc. Design Automation Conference, New Orleans, LA, pp.183-188, June. 2008.
  19. G. Varatkar and R. Marculescu, "Communication- aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, pp.510-517, Nov. 2003.
  20. H. Kim, H. Hong, H. S. Kim, J. H. Ahn, and S. Kang, "Total Energy Minimization of Real-time Tasks in an On-chip Multiprocessor Using Dynamic Voltage Scaling Efficiency Metric," IEEE Trans. on CAD, Vol.27, No.11, pp.2088-2092, Nov. 2008.
  21. 2D Fast Wavelet Transform Library for Image Processing, The Code Project, http://www.code project.com.
  22. Mpeg3Play (Release 0.9.6). MP3' Tech., http:// www.mp3-tech.org/programmer/decoding.html.
  23. H.264/AVC Software Coordination, Fraunhofer, Institut Nachrichtentechnik Heinrich-Hertz-Institut, http://iphome.hhi.de/suehring/tml.
  24. Motion JPEG decoder Application. JPEG Committee, Standardized in ISO/IEC IS 10918-1/2, http://www.jpeg.org.
  25. E. Tol, E. Jaspers, and R. Gelderblom, "Mapping of H.264 Decoding on Multiprocessor Architecture," in Proc. SPIE Conf. Image and Video Communications and Processing, Santa Clara, CA, Vol.5022, pp.707-718, Jan. 2003.
  26. O. Lehtoranta, E. Salminen, A. Kulmala, M. Hannikainen, and T. Hamalainen, "A Parallel MPEG-4 Encoder for FPGA based Multiprocessor SoC," in Proc. Int. conf. Field Programmable Logic and Application, Tampere, Finland, pp.380-385, Aug. 2005.