Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Empirical Model of Via-Hole Structures in High-Count Multi-Layered Printed Circuit Board

HCML 배선기판에서 비아홀 구조에 대한 경험적 모델

  • Kim, Young-Woo (Department of Electronics Engineering, Chonnam National University) ;
  • Lim, Yeong-Seog (Department of Electronics and Computer Engineering, Chonnam National University)
  • 김영우 (전남대학교 전자공학과) ;
  • 임영석 (전남대학교 전자컴퓨터공학과)
  • Received : 2010.07.01
  • Accepted : 2010.11.28
  • Published : 2010.12.25
Download PDF
⟨ Previous Next ⟩

Abstract

The electrical properties of a back drilled via-hole (BDH) without the open-stub and the plated through via-hole (PTH) with the open-stub, which is called the conventional structure, in a high-count multi~layered (HCML) printed circuit board (PCB) were investigated for a high-speed digital system, and a selected inner layer to transmit a high-speed signal was farthest away from the side to mount the component. Within 10 GHz of the broadband frequency, a design of experiment (DOE) methodology was carried out with three cause factors of each via-hole structure, which were the distance between the via-holes, the dimensions of drilling pad and the anti-pad in the ground plane, and then the relation between cause and result factors which were the maximum return loss, the half-power frequency, and the minimum insertion loss was analyzed. Subsequently, the empirical formulae resulting in a macro model were extracted and compared with the experiment results. Even, out of the cause range, the calculated results obtained from the macro model can be also matched with the measured results within 5 % of the error.

고다층 배선 기판에 형성된 개방 스터브(open stub)를 제거한 후면드릴가공홀(Back-Drilled-Hole, BDH)과 일반적인 구조인 관통홀(Plated-Through-Hole, PTH) 구조의 전기적 특성에 대한 분석을 하였으며, 고속 선호를 부품 실장면으로부터 내층의 스트립라인으로 전송하기 위해 비아홀의 급전 길이가 가장 긴 전송층을 선택하였다. 10 GHz의 광대역 주파수 내에서 실험계획법(DOE, design of experiment)을 적용하여 비아홀 구조 내에 외층과 급전층 사이의 비아홀의 길이, 접지층에 형성된 천공(anti-pad)의 크기와 급전층에 형성된 패드 (pad)의 크기가 최대 반사 손실 반전력 주파수와 삽입 손실에 미치는 영향을 분석하였다. 이로 부터 거시적 모델(macro model)을 위한 회귀 실험식을 추출하여 실험 결과와 비교 평가하였고, 실험 영역 외에서도 측정 결과와 5% 이내의 오차를 보이고 있음을 확인하였다.

Keywords

References

  1. 이재현, "다층 PCB 비아(Via)의 연구 동향," 한국전자파학회지, 제17권, 제2호, 81-89쪽, 2006년 4월
  2. Z. Shen and J. Tong, "Signal Integrity Analysis of High-Speed Single-Ended and Differential Vias," in Proc. of IEEE Conf. on Electronics Packaging Technology, pp. 65-70, Dec 2008.
  3. H. Shi, et al "Study of Electrical Performance of Flip-Chip Package Via Designs for Gigahertz Applications," in Proc. of IEEE Conf. on Electrical Performance of Electronic Packaging, pp. 261-264, Oct 2006.
  4. F. Gisin, et al "Design Advances in PCB_Backplane Interconnects for the Propagation of High Speed Gb_s Digital Signals," in Proc. of IEEE Conf. on Telecommunications in Modern Satellite, Cable and Broadcasting Service, pp. 184 - 191, Oct 2003.
  5. R.W.Y. Chang, et al "Comprehensive Analysis of the Impact of via Design on High-Speed Signal Integrity," in Proc. of IEEE Conf. on Electronics Packaging Technology, pp. 262-266, Dec 2007.
  6. S. Mahalingam, et al "Materials, processes and reliability of mixed-signal substrates for SOP technology," in Proc. of IEEE Conf. on Electronic Components and Technology, pp. 1630-1635, June 2004.
  7. S. Camerlo, et al "Improving signal integrity of system packaging by back-drilling plated through holes in board assembly," in Proc. of IEEE Conf. on Electronic Components and Technology, pp. 1220-126, June 2004.
  8. D. Shaowei, et al "Effects of open stubs associated with plated through-hole vias in backpanel designs," in Proc. of IEEE Symp. on Electromagnetic Compatibility, vol. 3, pp. 1017-1022, Aug 2004.
  9. T. Kushta, et al "Resonance Stub Effect in a Transition From a Through Via Hole to a Stripline in Multilayer PCBs," IEEE Trans. Microwave and Wireless Components Letters, vol. 3, pp. 169-171, May 2003.
  10. W. Songping, et al "Eliminating via-plane coupling using ground vias for high-speed signal transitions," in Proc. of IEEE Conf. Electrical Performance of Electronic Packaging, pp. 247-250, Oct 2008.
  11. T.-M. Winkel, et al "Long Range Connector Via Coupling Effects for High Speed Signals," in Proc. of IEEE Conf. Electrical Performance of Electronic Packaging, pp. 131-134, Oct 2007.
  12. I. Savidis, et al "Electrical modeling and characterization of 3-D vias," in Proc. of IEEE Symp. on Circuits and Systems, pp. 784-787, May 2008.
  13. 정기범, 전창한, 정연춘, "인쇄회로기판의 Return Current Plane용 Via-Hole의 분포량 및 간격에 따른 EMI 설계 지침," 한국전자파학회지, 제18권, 제1호, 76-86쪽, 2007년 1월
  14. B. Archambeault, et al "Comparison of via equivalent circuit model accuracy using quasi-static and full-wave approaches," in Proc. of IEEE Symp. on Circuits and Systems, vol. 3, pp. 994-999, Aug 2004.
  15. S. Maeda, et al "Full wave analysis of propagation characteristics of a through hole using the finite-difference time-domain method," IEEE Trans. Microwave Theory and Techniques vol. 39, pp. 2154-2159, Dec 1991. https://doi.org/10.1109/22.106558
  16. J. L. Drewniak, et al "Lumped-circuit model extraction for vias in multilayer substrates," IEEE Trans. vol. 45, Electromagnetic Compatibility, pp. 272-280, May 2003. https://doi.org/10.1109/TEMC.2003.810808
  17. I. N. Ndip, et al "RF/microwave modeling and comparison of buried, blind and through-hole vias," in Proc. of Conf. on Electronics Packaging Technology, pp. 643-648, Dec 2004.
  18. P. Kok, et al "Capacitance of a circular symmetric model of a via hole including finite ground plane thickness," IEEE Trans. Microwave Theory and Techniques, vol. 39, pp 1229-1234, Jul 1991. https://doi.org/10.1109/22.85393
  19. P. Kok, et al "Prediction of the excess capacitance of a via-hole through a multilayered board including the effect of connecting microstrips or striplines," IEEE Trans. Microwave Theory and Techniques, vol. 42, pp 2270-2276, Dec 1994. https://doi.org/10.1109/22.339752
  20. M. M. Pajovic, "A Closed-Form Equation for Estimating Capacitance of Signal Vias in Arbitrarily Multilayered PCBs," IEEE Trans. Electromagnetic Compatibility, vol. 50, pp. 966-973, Nov 2008. https://doi.org/10.1109/TEMC.2008.2004606
  21. J. H. Kim, et al "Analysis of via in multilayer printed circuit boards for high-speed digital systems," in Proc. of Conf. on Electronic Materials and Packaging, pp. 382-387, Nov 2001.
  22. 채지은, 이현배, 박홍준, "PCB상 Single 및 Differential Via의 전기적 파라미터 추출," 전자공학회논문지, 제 42권 SD편 제 4호, 269-276쪽, 2005년 4월
  23. 김혜원, 김동철, 어영선, "다층 배선 비아(Via)의 고주파 측정 기반 회로 모델링," 대한전자공학회 하계학술대회, 407-408, 2009년 7월
  24. B. Kang, et al "Optimization of Via Structure in Multilayer PCB for High Speed Signal Transmission," in Proc. of IEEE Sympo. on Advanced Packaging and Systems, pp. 105-108, Dec 2008.
  25. K. Hsu, et al "Design of Reflectionless Vias Using Neural Network-Based Approach," IEEE Trans. Advanced Packaging, vol. 31, pp. 211-218, Feb 2008.
  26. L. C. Onyiah, Design and Analysis of Experiments, Taylor & Francis, 2008.