ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

High Throughput Parallel Decoding Method for H.264/AVC CAVLC

  • Yeo, Dong-Hoon (School of Electrical and Computer Engineering, Hanyang University) ;
  • Shin, Hyun-Chul (School of Electrical and Computer Engineering, Hanyang University)
  • Received : 2009.02.17
  • Accepted : 2009.06.29
  • Published : 2009.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

A high throughput parallel decoding method is developed for context-based adaptive variable length codes. In this paper, several new design ideas are devised and implemented for scalable parallel processing, a reduction in area, and a reduction in power requirements. First, simplified logical operations instead of memory lookups are used for parallel processing. Second, the codes are grouped based on their lengths for efficient logical operation. Third, up to M bits of the input stream can be analyzed simultaneously. For comparison, we designed a logical-operation-based parallel decoder for M=8 and a conventional parallel decoder. High-speed parallel decoding becomes possible with our method. In addition, for similar decoding rates (1.57 codes/cycle for M=8), our new approach uses 46% less chip area than the conventional method.

Keywords

References

  1. Joint Final Committee Draft (JFCD) of Joint Video Specification (ITU-T Rec. H.264 ISO/IEC 14496-10 AVC), Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, 4th Meeting, Klagenfurt, Austria, 22-26 July 2002.
  2. Y.H. Kim et al., “Memory-Efficient H.264/AVC CAVLC for Fast Decoding,” IEEE Trans. Consumer Electronics, vol. 52, no. 3, Aug. 2006, pp. 943-952. https://doi.org/10.1109/TCE.2006.1706492
  3. Y.H. Moon, G.Y. Kim, and J.H. Kim, “An Efficient Decoding of CAVLC in H.264/AVC Video Coding Standard,” IEEE Trans. Consumer Electronics, vol. 51, no. 3, Aug. 2005, pp. 933-938. https://doi.org/10.1109/TCE.2005.1510506
  4. H. Chang, C. Lin, and J.I. Guo, “A Novel Low-Cost High-Performance VLSI Architecture for MPEG-4 AVC/H.264 CAVLC Decoding,” IEEE Int. Symp. Circuits and Systems, vol. 6, 2005, pp. 6110-6113.
  5. E.G. Iain, H.264 and MPEG-4 Video Compression, Wiley, 2003.
  6. J. Nikara et al., “Multiple-Symbol Parallel Decoding for Variable Length Codes,” IEEE Trans. Very Large Scale Integration Systems, vol. 12, no. 7, July 2004, pp. 676-685. https://doi.org/10.1109/TVLSI.2004.825840

Cited by

  1. A Novel Reconfigurable Processor Using Dynamically Partitioned SIMD for Multimedia Applications vol.31, pp.6, 2009, https://doi.org/10.4218/etrij.09.1209.0021
  2. Digital Audio Effect System-on-a-Chip Based on Embedded DSP Core vol.31, pp.6, 2009, https://doi.org/10.4218/etrij.09.1209.0029
  3. A low power multisymbol CAVLC decoder for H.264/AVC vol.59, pp.6, 2009, https://doi.org/10.1179/1743131x10y.0000000019