The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

Design of a Dynamically Reconfigurable Switch for Hybrid Network-on-Chip Systems

Hybrid Noc 시스템을 위한 재구성 가능한 스위치 설계

  • 이동열 (서강대학교 전자공학과 대학원 CAD & ES 연구실) ;
  • 황선영 (서강대학교 전자공학과 대학원 CAD & ES 연구실)
  • Published : 2009.08.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a novel dynamically reconfigurable switch for various multimedia applications in hybrid NoC systems. Current NoC systems, which adopt hybrid NoC structure with fixed switch and job distribution algorithms, require designers to precisely predict the property of applications to be processed. This paper proposes a reconfigurable switch which minimizes buffer overflow in various multimedia applications running on an NoC system. To verify the performance of the proposed system, we performed experiments on various multimedia applications running on embedded systems, such as MPEG4 and MP3 decoder, GPS positioning system, and OFDM demodulator. Experimental results show that buffer overflow has been decreased by 41.8% and 29.0%, respectively, when compared with NoC systems having sub-clusters with mesh or star topology. Power usage has been increased by 2.3% compared with hybrid NoC systems using fixed switches, and chip area has been increased from -0.6% to 5.7% depending on sub-cluster topology.

본 논문은 다양한 멀티미디어 어플리케이션을 수행하는 hybrid NoC 시스템을 위한 새로운 동적 재구성 가능한 스위치를 제안한다. 기존의 고정된 스위치와 job 분배 알고리듬을 사용하는 hybrid NoC 구조는 효과적인 동작을 위하여 해당 NoC 시스템에서 수행될 어플리케이션을 정확히 예측해야 한다. 본 논문은 NoC 시스템에서 수행되는 다양한 멀티미디어 어플리케이션에 대하여 버퍼 오버플로우를 최소화할 수 있는 재구성 가능한 스위치 구조를 제안한다. 제안된 시스템의 검증을 위하여 임베디드 시스템에서 사용되는 다양한 멀티미디어 어플리케이션 중 MPEG4 동영상 재생, MP3재생, GPS 위치 계산, OFDM 복조를 대상으로 실험하였다. 버퍼 오버플로우는 단일구조의 서브 클러스터로 mesh 토폴로지와 star 토폴로지를 갖는 NoC와 비교하여 각각 평균 41.8%와 29.0%의 감소를 보인다. 전력 소모에서는 고정된 스위치를 사용한 hybrid NoC 구조와 비교하여 평균 2.3%의 증가를 보인다. 면적에서는 서브 클러스터의 구조에 따라 -0.6% ${\sim}$ 5.7% 의 증가를 보인다.

Keywords

References

  1. W. Dally and B. Towles, 'Route Packets, not Wires: On-Chip Interconnection Networks,' in Proc. Design Automation Conf., Las Vegas, NV. pp.684-689, Nov., 2001.
  2. R. Ho, K. Mai, and M. Horowitz, "The Future of Wires," Proceeding of the IEEE, Vol.89, No.4, pp.490-504, Apr., 2001. https://doi.org/10.1109/5.920580
  3. R. Ho, K. Mai, and M. Horowitz, "The Future of Wires," Proceeding of the IEEE, Vol.89, No.4, pp.490-504, Apr., 2001. https://doi.org/10.1109/5.920580
  4. S. Kumar et al, 'A Network on Chip architectures and Design Methodology,' in Proc. ISVLSI, Pittsburgh, PA, pp.117-124, Apr., 2002 https://doi.org/10.1109/ISVLSI.2002.1016885
  5. D. Sylvester and K. Keotzer, "Getting to the Bottom of Deep Submicron," in Proc. ICCAD, San Jose, CA, pp.203-211, Nov., 1998. https://doi.org/10.1109/ICCAD.1998.742874
  6. W. Vanderbauwhede and D. Harle, "Architecture, Design, and Modeling of the OPSnet Asynchronous Optical Packet Switching Node," Journal of Lightwave Technology, Vol.23, No.7, pp.2215-2228, July., 2005. https://doi.org/10.1109/JLT.2005.850023
  7. M. Ali, M. Welzl, and S. Hellebrand, 'A Dynamic Routing mechanism for Network on Chip,' in Proc. IEEE NORCHIP, Oulu, Finland, pp.70-73, Nov., 2005. https://doi.org/10.1109/NORCHP.2005.1596991
  8. S. Manolache, P. Eles, and Z. Peng, "Buffer Space Optimization with Communication Synthesis and Traffic Shaping for NoCs," in Proc. DATE, Munich, Germany, pp.718-723, Mar., 2006.
  9. F. Karim, A. Mellan, A. Nguyen, U. Aydonat, and T. Abdelrahman, "A Multilevel Computing Architecture for Embedded Multimedia Applications," IEEE Micro, Vol.24, No.3, pp.56-66, May/June, 2004. https://doi.org/10.1109/MM.2004.1
  10. W. Kim and S. Hwang, "Design of an Area- Efficient and Low-Power NoC Architecture Using a Hybrid Network Topology," IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, Vol.E91-A, No.11, pp.3297-3303, Nov., 2008. https://doi.org/10.1093/ietfec/e91-a.11.3297
  11. S. Kumar et al, 'A Network on Chip architectures and Design Methodology,' in Proc. ISVLSI, Pittsburgh, PA, pp.117-124, Apr., 2002. https://doi.org/10.1109/ISVLSI.2002.1016885
  12. L. Benini and G. De Micheli, 'Network on Chip: A New SoC Paradigm,' IEEE Computer, Vol.35, No.1, pp.70-78, Jan., 2002. https://doi.org/10.1109/2.976921
  13. L. Benini and G. De Micheli, Networks on Chips: Technology and Tools, Morgan Kaufmann,2006.
  14. D. Kim, K. Lee, S. Lee, and H. Yoo, 'A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Network-on-Chip,' in Proc. Int. Symp. Circuit and Systems, pp.2369- 2372, May, 2005.
  15. X. Chen and et al, 'Leakage Power Modeling and Optimization in Interconnection Networks,' in Proc. Int. Symp. Low Power Electronics and Design, Seoul, pp.90-95, Aug., 2003. https://doi.org/10.1145/871506.871531
  16. M. Coenen, S. Murali, A. Ruadulescu, K. Goossens, and G. De Micheli, "A Buffer-sizing Algorithm for Networks on Chips Using TDMA and Credit-Based End-to-end Flow Control," in Proc. International Conference on Hardware Software Codesign, Seoul, pp.130-135, Oct., 2006. https://doi.org/10.1145/1176254.1176287
  17. Synopsys, Design Analyzer$\texttrademark$ User Guide,Synopsys ${\circledR}$,June 2002
  18. Synopsys, Power Compiler$\texttrademark$ User Guide, Synopsys ${\circledR}$,June 2007