A 1V 10b 30MS/s CMOS ADC Using a Switched-RC Technique

스위치-RC 기법을 이용한 1V 10비트 30MS/s CMOS ADC

  • Ahn, Gil-Cho (Dept. of Electronic Engineering, Sogang University))
  • Published : 2009.08.25

Abstract

A 10b 30MS/s pipelined ADC operating under 1V power supply is presented. It utilizes a switched-RC based input sampling circuit and a resistive loop to reset the feedback capacitor in the multiplying digital-to-analog converter (MDAC) for the low-voltage operation. Cascaded switched-RC branches are used to achieve accurate grain of the MDAC for the first stage and separate switched-RC circuits are used in the sub-ADC to suppress the switching noise coupling to the MDAC input The measured differential and integral non-linearities of the prototype ADC fabricated in a 0.13${\mu}m$, CMOS process are less than 0.54LSB and 1.75LSB, respectively. The prototype ADC achieves 54.1dB SNDR and 70.4dB SFDR with 1V supply and 30MHz sampling frequency while consuming 17mW power.

본 논문에서는 1V 이하의 낮은 전원 전압에서 동작 가능한 10비트 30MS/s 파이프라인 ADC를 제안한다. 제안된 multiplying digital-to-analog converter (MDAC)의 저전압 동작을 위해 스위치-RC 기반의 입력 신호 샘플링 회로와 저항 루프를 이용한 피드백 커패시터 리셋 기법을 제안하였다. 첫 단 MDAC의 정확한 신호 이득을 위해 cascaded 스위치-RC 회로를 사용하였으며, sub-ADC의 비교기에도 독립적인 스위치 RC 샘플링 회로를 적용하여 MDAC 입력단으로 전달되는 스위칭 잡음을 최소화 하였다. 제안된 ADC는 0.13${\mu}m$ CMOS 공정으로 제작되었으며, 측정된 최대 DNL 및 INL은 각각 0.54LSB 및 1.75LSB 수준을 보인다. 또한 1V의 전원 전압과 30MS/s의 동작 속도에서 최대 SNDR 및 SFDR이 각각 54.1dB 70.4dB이고, 17mW의 전력을 소모하였다.

Keywords

References

  1. A. Abo and P. Gray, 'A 1.5V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter,' IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999 https://doi.org/10.1109/4.760369
  2. International Technology Roadmap for Semiconductors (ITRS). (2007). [Online]. Available WWW: http://www.itrs.net/
  3. Y. Nakagome et al., 'A 1.5V circuit technology for 64 Mb DRAMs,' in Dig Symp. VLSI Circuits, Jun. 1990, pp. 17 - 18 https://doi.org/10.1109/VLSIC.1990.111076
  4. T. Cho and P. Gray, 'A 10b 20 Msamples/s, 35mw pipeline A/D converter,' IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166 - 172, Mar. 1995 https://doi.org/10.1109/4.364429
  5. J. Crols and M. Steyaert, 'Switched opamp: An approach to realize full CMOS SC circuits at very low supply voltages,' IEEE J. Solid-State Circuits, vol. 29, pp. 936-942, Aug. 1994 https://doi.org/10.1109/4.297698
  6. V. Peluso, P. Vancorenland, A. Marques, M. Steyaert, and W. Sansen, 'A 900-mV low-power ${\Delta}{\Sigma}$ A/D converter with 77-dB dynamic range,' IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1887 - 1897, Dec. 1998 https://doi.org/10.1109/4.735528
  7. A. Baschirotto and R. Castello, 'A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing,' IEEE J. Solid-State Dircuits, vol. 32, pp. 1979-1986, Dec. 1997 https://doi.org/10.1109/4.643656
  8. M. Walteri and K. Halonen, '1-V 9-bit pipelined switched-opamp,' IEEE J. Solid-State Circuits, vol. 36, no. 1, pp. 129-134, Jan. 2001 https://doi.org/10.1109/4.896237
  9. B. Vaz, J. Goes, and N. Paulino, 'A 1.5-V 10-b 50 MS/s time-interleaved switched-opamp pipeline CMOS ADC with high energy efficiency,' in Dig. Symp. VLSI Circuits, Jun. 2004, pp. 432 - 435
  10. M. KEskin, U. Moon, and G. Temes, 'A1-V 10-MHz clock-rate 13-bit CMOS ${\Delta}{\Sigma}$ modulator using unity-gain-reset opamps,' IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 817 - 823, Jul. 2002 https://doi.org/10.1109/JSSC.2002.1015678
  11. D. Chang, G. Ahn, and U. Moon, 'A 0.9 V 9mW 1 MSPS digitally calibrated ADC with 75 dB SFDR,' in Dig. Symp. VLSI Circuits, Jun. 2003, pp. 67 - 70
  12. D. Chang and U. Moon, 'A 1.4-V 10-bit 25 MSPS pipelined ADC using opamp-reset switching technique,' IEEE J. Solid-State Circuits, vol. 38, pp. 1401-1404, Aug. 2003 https://doi.org/10.1109/JSSC.2003.814427
  13. G. Ahn et al., 'A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators,' IEEE J. Solid-State Circuits, vol. 40, pp. 2398-2407, Dec. 2005 https://doi.org/10.1109/JSSC.2005.856286
  14. M. Kim, G. Ahn, P. Hanumolu, S. Lee, S. Kim, S. You, J. Kim, G. Temes, and U. Moon, 'A 09V 92db double-sampled switched-RC delta-sigma audio ADC,' IEEE J. Solid-State Circuits, pp. 1195-1206, May 2008 https://doi.org/10.1109/VLSIC.2006.1705359
  15. S. Lewis, H. Fetterman, G. Gross, R. Ramachandran, T. Viswanathan, 'A 10-b 20-Msample/s analog-to-digital converter,' IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992 https://doi.org/10.1109/4.121557
  16. J. Li, G. Ahn, D. Chang, and U. Moon, 'A 0.9-V 12mw 5-MSPS algorithmic ADC with 77-dB SFDR,' IEEE J. Solid-State Circuits, vol. 40, pp. 960-969. Apr. 2005 https://doi.org/10.1109/JSSC.2004.842866
  17. Y. D. Jeon, S. C. Lee, K. D. Kim, J. K. Kwon, and J. Kim, 'A 4.7mW 0.3mm$^{2}$ 10b 30MS/s pipelined ADC without a front-end S/H in 90nm CMOS,' in ISSCC Dig. Tech Papers, Feb. 2007, pp. 456-457 https://doi.org/10.1109/ISSCC.2007.373491
  18. R. Wang, K. Martin, D. Johna, and G. Burra, 'A 3.3mW 12MS/s 10b pipelined ADC in pnnm digital CMOS,' in ISSCC Dig. Tech Papers, Feb. 2005, pp. 278-279 https://doi.org/10.1109/ISSCC.2005.1493977
  19. Y. D. Jeon, S. C. Lee, K. D. Kim, J. K. Kwon, J. Kim, and D. Park, 'A 5-mW 0.26-nm$^{2}$ 10-bit 20-MS/s pipelined CMOS ADC with multi-stage amplifier sharing technique,' in Proc. Eur. Solid-State Circuits Conf., Sept. 2006, pp. 544-547 https://doi.org/10.1109/ESSCIR.2006.307510
  20. Y. J. Cho et al., 'A 10b 25MS/s 4.8mW 0.13um CMOS ADC for digital multimedia boradcasting application,' in Proc. CICC, Sep. 2006, 497 - 500 https://doi.org/10.1109/CICC.2006.320892
  21. S. K. Shin et al., 'A fully-differential zero-corssing based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS,' in Dig. Symp. VLSI Circuits, Jun. 2008., pp. 218 - 219 https://doi.org/10.1109/VLSIC.2008.4586013
  22. H. C. Choi et al., 'A 15mW 0.2mm$^{2}$ 10b 50MS/s ADC with wide input range,' in ISSCC Dig. Tech Papers, Feb. 2006, 226-227 https://doi.org/10.1109/ISSCC.2006.1696124