Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of High-Performance Motion Estimation Circuit for H.264/AVC Video CODEC

H.264/AVC 동영상 코덱용 고성능 움직임 추정 회로 설계

  • Lee, Seon-Young (Department of Electronics and Information Engineering, Hankuk University of Foreign Studies) ;
  • Cho, Kyeong-Soon (Department of Electronics and Information Engineering, Hankuk University of Foreign Studies)
  • 이선영 (한국외국어대학교 전자정보공학부) ;
  • 조경순 (한국외국어대학교 전자정보공학부)
  • Published : 2009.07.25
Download PDF
⟨ Previous Next ⟩

Abstract

Motion estimation for H.264/AVC video CODEC is very complex and requires a huge amount of computational efforts because it uses multiple reference frames and variable block sizes. We propose the architecture of high-performance integer-pixel motion estimation circuit based on fast algorithms for multiple reference frame selection, block matching, block mode decision and motion vector estimation. We also propose the architecture of high-performance interpolation circuit for sub-pixel motion estimation. We described the RTL circuit in Verilog HDL and synthesized the gate-level circuit using 130nm standard cell library. The integer-pixel motion estimation circuit consists of 77,600 logic gates and four $32\times8\times32$-bit dual-port SRAM's. It has tile maximum operating frequency of 161MHz and can process up to 51 D1 (720$\times$480) color in go frames per second. The fractional motion estimation circuit consists of 22,478 logic gates. It has the maximum operating frequency of 200MHz and can process up to 69 1080HD (1,920$\times$1,088) color image frames per second.

H.264/AVC 코덱에 사용되는 움직임 추정은 다중 참조 프레임과 다양한 가변 블록을 이용하기 때문에 복잡하고 많은 연산을 필요로 한다. 본 논문에서는 이러한 문제를 해결하기 위해 다중 참조 프레임 선택, 블록 매칭, 블록 모드 결정, 움직임 벡터예측을 고속으로 처리하는 방법을 바탕으로 동작 속도가 빠른 정수 화소 움직임 추정 회로 구조를 제안한다. 또한 부화소 움직임 추정을 위한 고성능 보간 회로 구조도 제안한다. 제안한 회로는 Verilog HDL을 이용하여 RTL로 기술하였고, 130nm 표준 셀 라이브러리를 이용하여 합성하였다. 정수 화소 움직임 추정 회로는 77,600 게이트와 4개의 $32\times8\times32$-비트 듀얼-포트 SRAM으로 구현되었고 최대 동작 주파수는 161MHz이며 D1(720$\times$480)급 칼라 영상을 1초에 51장 까지 처리할 수 있다. 부화소 움직임 추정 회로는 22,478 게이트로 구현되었고 최대 동작주파수 200MHz에서 1080HD(1,920$\times$1,088)급 칼라 영상을 1초에 69장 까지 처리할 수 있다.

Keywords

References

  1. Draft lTU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H264/lS0/IEC 14496-10 AVC), Mar. 2003
  2. R Li, B. Zeng, and M.L. Liou, 'A new three-step search algorithm for block motion estimation,' IEEE Trans. on Circuits and Systems for Video Technology, vol. 4, issue 4, pp. 438-442, Aug. 1994 https://doi.org/10.1109/76.313138
  3. C. Ting and L. Po, 'Center-biased frame selection algorithms for fast multi-frame motion estimation in H.264,' Proceedings of the 2003 International Conference on Neural Networks and Signal Processing, vol. 2, pp. 1258-1261, Dec. 2003
  4. P. Yin, H-YC. Tourapis, AM. Tourapis, and J. Boyce, 'Fast mode decision and motion estimation for JVT/H.264,' International Conference on Image Processing, vol. 3, pp. 853-856, Sep. 2003
  5. C. Yang, S. Goto, and T. Ikenaga, 'High performance VLSI architecture of fractional motion estimation in H264 for HDTV,' IEEE International Symposium on Circuits and Systems, pp. 2605-2608, May 2006
  6. JVT H264 Reference Software Version JMll
  7. H-M. Jong, L-G. Chen, and T-D. Chiueh, 'Parallel architectures for 3-step hierarchical search block-matching algorithm,' IEEE Trans. on Circuits and System for Video Technology, vol. 4, no. 4, pp. 407-416 Aug. 1994 https://doi.org/10.1109/76.313135
  8. Y.S. Jehng, L.G. Chen, and T.D. Chiueh, 'A motion estimator for low bit-rate video CODEC,' IEEE Trans. on Consumer Electronics, vol. 38, issue 2, May 1992
  9. P.M. Kuhn, Algorithms, complexity analysis and VLSI architectures for MPEG-4 motion estimation, Kluwer Academic Publishers, 1999
  10. K Seth, P. Rangarajan, S. Srinivasan, V. Kamakoti, and V. Bala Kuteshwar, 'A parallel architectural implementation of the New Three-Step Search algorithm for block motion estimation,' International Conference on VLSI Design, pp. 1071-1076, Jan. 2004
  11. M. Ho, ]. Huang, S. Chin, and C. Hsu, 'High efficient NTSS-based parallel architecture for motion estimation in H264,' International Conference on Communications, Circuits and Systems, pp. 679-683, May 2008
  12. M. Li, W. Ronggang, and W. Wu, 'The high throughput and low memory access design of sub-pixel interpolation for H.264I A VC HDTV decoder,' IEEE Workshop on Signal Processing Systems Design and Implementation, pp. 296-301, Nov. 2005
  13. Zheng, W. Gao, D. Wu, and D. Xie, 'A novel VLSI architecture of motion compensation for multiple standards,' IEEE Trans. on Consumer Electronics, vol. 54, issue 2, pp. 687-694, May 2008 https://doi.org/10.1109/TCE.2008.4560148