The Journal of Society for e-Business Studies (한국전자거래학회지)

Society for e-Business Studies (한국전자거래학회)
권호 표지

T-Tree Index Structures Utilizing Prefetch Methods

프리패치 기법을 적용한 T.트리 인덱스 구조

  • 이익훈 (서울대학교 정보기술연구단) ;
  • 심준호 (숙명여자대학교 정보과학부 컴퓨터과학)
  • Published : 2009.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

During a decade, e-Commerce environments supporting real-time transaction processing have been getting larger. In telecommunication and financial environments, research and building for main memory database systems have been doing to support real-time transaction processing. A research on indexing for fast transaction support focuses on reducing cache misses or reducing memory access latency when cache misses happen. In the paper, we propose a prefetch method for tree index structures to reduce memory access latency. We present a prefetch-efficient pCST-tree and show superiority of the proposed tree by experiments.

최근 전자상거래 환경에서 실시간 트랜잭션 처리가 필요한 환경들이 많아지고 있다. 이동 통신, 금융시장 환경에서 빠른 실시간 트랜잭션 처리 지원을 위한 메인메모리 데이터베이스에 대한 연구와 구축이 많아졌다. 빠른 트랜잭션 지원을 위한 인덱싱 기법에 대한 연구로는 최근 마이크로 프로세서의 구조와 기능을 이용하여 캐시미스 수를 줄이거나 캐시 미스 발생시에 데이터 접근 지연시간을 줄이기 위한 방법들에 대한 연구가 수행되고 있다. 본 논문은 최근 마이크로 프로세서에서 지원하고 있는 프리패치 기법을 이용하여 캐시 미스 시에 데이터 접근 지연시간을 줄이는 트리인덱스 프리패치 기법을 제안한다. 또한 프리패치 기법에 효과적인 pCST-트리 인덱스 구조를 제안하고 실험을 통해 제안한 트리의 우수성을 제시한다.

Keywords

References

  1. A. Ailamaki, D. J. DeWitt, M. D. Hill and M. Skounakis, "Weaving Relations for Cache Performance," Proceedings of the 27th VLDB Conference, 2001.
  2. A. Ailamaki, D. J. DeWitt, M. D. Hill and D. A. Wood, "DBMSs On A Modern Processor：Where Does Time Go-," Proceedings of the 25th VLDB Conference, 1999.
  3. P. Boncz, M Kersten, and S. Manegold, "Breaking the Memory Wall in MonetDB," Communications of the ACM, Vol. 51 No. 12, 2008, pp.77-85. https://doi.org/10.1145/1409360.1409380
  4. P. Boncz, S. Manegold, and M. Kersten, "Database Architecture Optimized for the new Bottleneck：Memory Access," Proceedings of the 19th VLDB Conference, 1999.
  5. S. Chen, Gibbons, P. B., and Mowry, T. C., "Improving Index Performance through Prefetching," Proceedings of ACM SIGMOD 2001 Conference, 2001.
  6. S. Chen, Gibbons, P. B., Mowry, T. C., and Valentin, G., "Fractal Prefetching B+-Trees：Optimizing Both Cache and Disk Performance," Proceedings of ACM SIGMOD 2002 Conference, 2002.
  7. S. Chen, P. B. Gibbons, and T. C. Mowry, "Improving Hash Join Performance through Prefetching," ACM Transactions on Database Systems (TODS), Vol. 32, Issue 3, Article 17, 2007.
  8. G. Graefe and Per-Ake Larson, "B-tree Indexes and CPU Caches," Proceedings of the 17th International Conference on Data Engineering, 2001.
  9. Karlson, M., F. Dahlgren, and P. Stenstrom, "A Prefetching Technique for Irregular Accesses to Linked Data Structures," Proceedings of HPCA Conference, 2000.
  10. Kim, K., J. Shim, and I. H. Lee, "Cache Conscious Trees：How Do They Perform on Contemporary Commodity Microprocessors-," Lecture Notes in Computer Science, Vol. 4705, 2007, pp. 189-200.
  11. C. K. Luk and T. C. Mowry, "Memory Forwarding：Enabling Aggressive Layout Optimizations by Guaranteeing the Safety of Data Relocation," Proceedings of the 26th International Symposium on Computer Architecture, 1999.
  12. I. H. Lee, J. Shim, S. G. Lee, and J. Chun, "CST-Trees：Cache Sensitive T-Trees," Database Systems for Advanced Applications, (DASFAA 2007), 2007, pp. 398-409.
  13. S. Manegold, P. A. Boncz and M, L. Kersten, "Optimizing database architecture for the new bottleneck： memory access," VLDB Journal, Vol. 9, No. 3, 2000, pp. 231-246. https://doi.org/10.1007/s007780000031
  14. J. Rao and K. A. Ross, "Making B+ Trees Cache Conscious in Main Memory," Proceedings of ACM SIGMOD 2000 Conference, 2000.
  15. A. J. Smith. "Cache memories," ACM Computing Surveys, Vol. 14, No. 3, 1982, pp. 473-530. https://doi.org/10.1145/356887.356892
  16. Sun MicroSystems, C User's Guide, available via "http://docs.sun.com/app/docs/doc/806-7984," 2001.
  17. Sun MicroSystems, An Overview of UltraSPARC III Cu, available via http://www.sun.com/processors/whitepapers," 2003.
  18. Sun MicroSystems, The UltraSPARC IIIi Processor Architecture Overview, available via "http://www.sun.com/processors/whitepapers/US3i_external.pdf," 2004.
  19. Vanderwiel, S. P. and D. J. Lilja, "Data Prefetch Mechanisms," ACM Computing Surveys, Vol. 32, No. 2, 2000, pp. 174-199. https://doi.org/10.1145/358923.358939