References
- A. Chandra, and K. Chakrabarty, "System-on- a-chip test data compressionand decompression architectures based on Golomb codes," IEEE Trans. Computer-Aided Design, vol. 20, pp. 113-120, Mar. 2001
- A. Chandra, and K. Chakrabarty, "Frequency- Directed Run-Length (FDR) codes with application to system-on-a-chip test data compression," in Proc. IEEE VLSI Test Symp., Apr. 2001, pp. 114-121
- A. El. Maleh and R. Al-Abaji, "Extended frequency-directed run-length codes with improved application to system-on-a-chip test data compression," in Proc. Int. Conf. Electronic Circuits Systems (ICECS''02), 2002, pp. 449-452
- A. Jas, J. Ghosh-Dastidar, and N. A. Touba, "Scan vector compression/decompression using statistical coding," in Proc. IEEE VLSI Test Symp., Apr. 1999, pp. 114-121
- A. Jas, J. Gosh-Dastidar, M. Ng, and N. Touba, "An efficient test vector compression scheme using selective Huffman coding," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 22, no. 6, pp.797-806, Jun. 2003 https://doi.org/10.1109/TCAD.2003.811452
- X. Kavousianos, E. Kalligeros., and D. Nikolos, "Optimal selective huffman coding for test-data compression," IEEE Transactions on Computers, Volume 56, Issue 8, pp. 1146-1152 Aug. 2007 https://doi.org/10.1109/TC.2007.1057
- P. Gonciari, B. Al-Hashimi, and N. Nicolici, "Improving compression ratio, area overhead, and test application time for system-on-a-chip test data compression/decompression," design, Automation and Test in Europe (DATE'02), pp. 604-611, Mar. 2002
- M. Tehranipour, M. Nourani, and K. Chakrabarty, "Nine-Coded Compression Technique for Testing Embedded Cores in SoCs," IEEE Trans. VLSI Systems, vol. 13, pp. 719-731, June 2005 https://doi.org/10.1109/TVLSI.2005.844311
- M. Nourani, and M. Tehranipour, "RL-Huffman encoding for test compression and power reduction in scan application," ACM Trans. Design Automat. Electron. Syst., vol. 10, no. 1, pp. 91-115, Jan. 2005 https://doi.org/10.1145/1044111.1044117
- TetraMax Reference Manual. Release 2004. 12, Synopsys Inc., Mountain View, CA, 2001
- A. Chandra, and K. Chakrabarty, "Low-Power Scan Testing and Test Data Compression for System-on-a-Chip," IEEE Trans. On Computer-Aided Design (TCAD), vol. 21, no. 5, pp. 597-604, May. 2002 https://doi.org/10.1109/43.998630