Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

An Efficient VLSI Architecture of Deblocking Filter in H.264 Advanced Video Coding

H.264/AVC를 위한 디블록킹 필터의 효율적인 VLSI 구조

  • Lee, Sung-Man (School of Information, Communication and Electronics Engineering, The Catholic University of Korea) ;
  • Park, Tae-Geun (School of Information, Communication and Electronics Engineering, The Catholic University of Korea)
  • 이성만 (가톨릭대학교 정보통신전자공학부) ;
  • 박태근 (가톨릭대학교 정보통신전자공학부)
  • Published : 2008.07.25
Download PDF
⟨ Previous Next ⟩

Abstract

The deblocking filter in the H.264/AVC video coding standard helps to reduce the blocking artifacts produced in the decoding process. But it consumes one third of the computational complexity in H.624/AVC decoder, which advocates an efficient design of a hardware accelerator for filtering. This paper proposes an architecture of deblocking filter using two filters and some registers for data reuse. Our architecture improves the throughput and minimize the number of external memory access by increasing data reuse. After initialization, two filters are able to perform filtering operation simultaneously. It takes only 96 clocks to complete filtering for one macroblock. We design and synthesis our architecture using Dongbuanam $0.18{\mu}m$ standard cell library and the maximum clock frequency is 200MHz.

디블록킹 필터는 H.264/AVC의 디코딩 과정에서 생기는 블록 왜곡 현상을 없애주고 압축율을 높여준다. 하지만 디블록킹 필터는 디코더에서 1/3의 계산 량을 차지할 만큼 계산 량이 많아 이를 위한 효율적인 하드웨어 설계가 필요하다. 본 논문에서는 적절한 메모리 구조를 사용하여 데이터의 재사용을 높이고, 두 개의 필터를 사용하여 성능을 개선한 디블록킹 필터의 구조를 제안한다. 제안된 구조는 적은 초기화 클럭 이후 두 개의 필터가 동시에 동작하여 데이터가 준비되는 대로 필터링을 수행하여 처리량을 높이고, 외부메모리의 참조를 최소화한다. 제안된 구조는 하나의 매크로블록을 필터링하는 데에 96클럭이 소요되며, 동부아남 $0.18{\mu}m$ 표준 셀 라이브러리를 사용하여 합성한 결과 최대 동작 주파수는 200MHz이다.

Keywords

References

  1. Joint Video Team(JVT) of ITU-T VCEG and ISO/IEC MPEG, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003
  2. Iain E. G. Richardson, H.264 and MPEG-4, WILEY, 2004
  3. M. Parlak, I. Hamzaoglu, 'An Efficient Hardware Architecture for H.264 Adaptive Deblocking FilterAlgorithm', Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems, pp.381-385, June 2006
  4. M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, 'H.264/AVC baseline profile decoder complexity analysis', IEEE Transactions on Circuits and Systems for Video Technology, Vol. 13, No. 7, pp. 704-716, July 2003 https://doi.org/10.1109/TCSVT.2003.814967
  5. T. M. Liu, W. P. Lee, C. Y. Lee, 'An In/Post-Loop Deblocking Filter with Hybrid Filtering Schedule,' Circuits and Systems for video Technology, Vol. 17, No. 7, pp. 937-943, July, 2007 https://doi.org/10.1109/TCSVT.2007.897467
  6. C. M. Chen and C. H. Chen, 'A Memory Efficient Architecture for Deblocking filter in H.264 Using Vertical Processing Order,' Proceedings of the 2005 International Conference on Intelligent Sensors, pp. 361-366, Dec. 2005
  7. P. List, A. Joch, J. Lainema, G. Bjontegaard, and M. Karczewicz, 'Adaptive Deblocking Filter,' IEEE Transactions On Circuits and Systems for video Technology, Vol. 13, No. 7, pp. 614-619, July, 2003 https://doi.org/10.1109/TCSVT.2003.815175
  8. C. C. Cheng and T. S. Chang, 'A Hardware Efficient Deblocking Filters for H.264/AVC,' IEEE Consumer Electronics, 2005 Digest of Technical Papers, pp.235-236, Jan. 2005
  9. B. Sheng, W. Gao and D. Wu, 'An Implemented Architecture of Deblocking Filter for H.264/AVC,' IEEE International Conference on Image Processing, pp. 665-668, 2004
  10. Y. Huang, T. Chen, B. Hsieh, Y. Wang, T. Chang, and L. Chen, 'Architecture Design for Deblocking Filter in H.264/JVT/AVC,' International conference on Multimedia and Expo, Vol. 1, pp. I-693-6, July, 2003
  11. C. C. Cheng and T. S. Chang, 'An In-Place Architecture for the Deblocking Filter in H.264/AVC,' IEEE Transactions on Circuits and Systems-II, Express Briefs, Vol. 53, No. 7, pp. 530-534, July 2006 https://doi.org/10.1109/TCSII.2006.875323
  12. S. Y. Shih, C. R. Chang and Y. L, Lin, 'A Near Optimal Deblocking Filter for H.264 Advanced Video Codiing,' IEEE Asia and South Pacific Conference on Design Automation, pp. 170-175 Jan. 2006
  13. G. Khurana and A. A. Kassim, 'A Pipelined Hardware Implementation of In-loop Deblocking Filter in H.264/AVC,' IEEE Transactions On Consumer Electronics, Vol. 52, No. 2, pp. 536-540, May 2006 https://doi.org/10.1109/TCE.2006.1649676