Journal of the Korean Institute of Intelligent Systems (한국지능시스템학회논문지)

Korean Institute of Intelligent Systems (한국지능시스템학회)
권호 표지
DOI QR코드

DOI QR Code

A Design of Superscalar Digital Signal Processor

다중 명령어 처리 DSP 설계

  • Published : 2008.06.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a Digital Signal Processor achieving high through-put for both decision intensive and computation intensive tasks. The proposed processor employees a multiplier, two ALU and load/store. Unit as operational units. Those four units are controlled and works parallel by superscalar control scheme, which is different from prior DSP architecture. The performance evaluation was done by implementing AC-3 decoding algorithm and 37.8% improvement was achieved. This study is valuable especially for the consumer electronics applications, which require very low cost.

본 논문에서는 연산 중심의 DSP 작업에 대한 성능을 유지하면서 제어 작업을 효과적으로 수행할 수 있는 프로세서 구조를 제안하고 구현하였다. 전통적으로 DSP작업은 직렬 연결된 연산기로 구현되지만, 제안한 프로세서에서는 곱셈기, 2개의 ALU, 읽기/쓰기 유닛 등 4개의 실행 유닛이 병렬로 배치되어 있고 수퍼스칼라 방식으로 제어되므로 동시에 처리된다. 제안된 프로세서를 사용하여 AC-3 오디오 복호화기를 구현하여 성능이 37.8% 향상됨을 확인하였다. 이와 같은 연구는 기존의 고성능 DSP를 사용할 수 없는 저가격의 가전기기용 부품제작에 활용이 가능하다.

Keywords

References

  1. ISO/IEC JTC1/SC29/WG11, Generic Coding of Moving Pictures and Associated Audio- CD 13818-3 (MPEGAudio), Mar. 1994
  2. Advanced Television Systems Committee (ATSC), Digital Audio Compression Standard (AC-3), Doc. A/5, Nov. 1994
  3. Steve Vernon, "Design and implementation of AC-3 coders," IEEE Transaction on Consumer Electronics, Vol. 41, No. 3, pp. 754-759, Aug., 1995 https://doi.org/10.1109/30.468084
  4. Christoph Baumhof, "A Novel 32 Bit RISC Architecture Unifying RISC and DSP," ICASSP, pp. 587-590, 1997
  5. He Qing and Hou Chao Huan, "RNIW: A novel general purpose DSP architecture," ICASSP, pp. 3302-3305, 1996
  6. H. Sato, E. Holmann, "A dual-issue RISC processor for multimedia signal processing," ICASSP, pp.591-594, 1997
  7. Colwell, R. P. et al., "A VLIW architecture for a trace scheduleing compiler," IEEE Transactions on Computers, 37:(8), 1998
  8. Joseph A. Fisher, "Very Long Instruction Word Architectures and the ELI-512," Proceedings of the 10th Symposium on Computer Architecture, pp. 140-150, June, 1983
  9. Mike Johnson, Superscalar Microprocessor Design, Prentice Hall, Inc., pp. 17-24, 1991
  10. Istael Koren, Coputer Arithmetic Algorithms, Prentice Hall International Editions, pp. 58-68, 1993
  11. Henrik V, Sorensen et al., "Real-Valued Fast Fourier Transform Algorithms," IEEE Trans. on ASSP, Vol. ASSP-35, No. 6, pp. 849-863, June 1997