DOI QR코드

DOI QR Code

An 8b Two-stage Folding A/D Converter with Low DNL

낮은 DNL 특성을 가진 8b 2단 Folding A/D 변환기

  • 최지원 (충북대학교 반도체공학과) ;
  • 도잔그엉 (충북대학교 반도체공학과) ;
  • 염창윤 (충북대학교 반도체공학과) ;
  • 이형규 (충북대학교 반도체공학과) ;
  • 김경원 (하이닉스 반도체 메모리연구소 분석개발팀) ;
  • 김남수 (충북대학교 반도체공학과)
  • Published : 2008.05.01

Abstract

In this research, a 8-bit CMOS 2 stage folding A/D converter is designed, For low power consumption and small chip size, the A/D converter is designed by using folding and interpolation circuit. Folding circuit is composed of the transistor differential pairs which are connected in parallel. It reduces the number of comparator drastically. The analog block composed of folding block, current interpolation circuit, and three stage current comparator is designed with differential-mode for high speed operation. The simulation in a $0.35\;{\mu}m$ CMOS process. shows DNL and SNDR of 0.5LSB and 47 dB at 250 MHz/s sampling frequency.

Keywords

References

  1. 강이구, 현득창, 홍승우, 이종석, 성만영, 'USN/ RFID reader용 저전력 시그마 델타 ADC 변화기 설계에 관한 연구', 전기전자재료학회논문지, 19권, 9호, p. 800, 2006 https://doi.org/10.4313/JKEM.2006.19.9.800
  2. W. Guo, R. J. Huber, and K. F. Smith, 'A current steering CMOS folding amplifier', IEEE International Symposium on Circuits and Systems, Vol. 3, p. 141, 2002
  3. P. Vorenkamp and R. Roovers, 'A 12b, 60 Msample/s cascaded folding and interpolating ADC', IEEE Journal of Solid-State Circuits, Vol. 32, No. 12, p. 1876, 1997 https://doi.org/10.1109/4.643646
  4. M. P. Flynn and B. Sheahan, 'A 400- Msample/s, 6-b CMOS folding and interpolating ADC', IEEE Journal of Solid- State Circuits, Vol. 33, No. 12, p. 1932, 1998 https://doi.org/10.1109/4.735533
  5. R. E. J. van de Grift, I. W. J. M. Rutten, and M. van der Veen, 'An 8-bit video ADC incorporating folding and interpolation techniques', IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 6, p. 944, 1987
  6. F. Vessal and C. A. T. Salama, 'An 8-bit 2-Gsample/s folding and interpolating analog- to-digital converter in SiGe technology', IEEE Journal of Solid-State Circuits, Vol. 39, No. 1, p. 238, 2004 https://doi.org/10.1109/JSSC.2003.820867