Journal of the Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회논문지)

The Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회)
권호 표지
DOI QR코드

DOI QR Code

Impact of DPN on Deep Nano-technology Device Employing Dual Poly Gate

Nano-technology에 도입된 Dual Poly Gate에서의 DPN 공정 연구

  • Published : 2008.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

The effects of radio frequency (RF) source power for decoupled plasma nitridation (DPN) process on the electrical properties and Fowler-Nordheim (FN) stress immunity of the oxynitride gate dielectrics for deep nano-technology devices has been investigated. With increase of RF source power, the threshold voltage (Vth) of a NMOS transistor(TR) decreased and that of a PMOS transistor increased, indicating that the increase of nitrogen incorporation in the oxynitride layer due to higher RF source power induced more positive fixed charges. The improved off-current characteristics and wafer uniformity of PMOS Vth were observed with higher RF source power. FN stress immunity, however, has been degenerated with increasing RF source power, which was attributed to the increased trap sites in the oxynitride layer. With the experimental results, we could optimize the DPN process minimizing the power consumption of a device and satisfying the gate oxide reliability.

Keywords

References

  1. Y. H. Lin, C. L. Lee, T. F. Lei, and T. S. Chao, "Thin polyoxide on the top of poly-Si gat e to suppress boron penetration for PMOS", IEEE Electron Device Letters, Vol. 16, No. 5, p. 164, 1995 https://doi.org/10.1109/55.382227
  2. H. C. Cheng, W. K. Lai, C. C. Hwang, M. H. Juang, S. C. Chu, and T. F. Liu, "Suppression of boron penetration for p+ stacked poly-Si gates by using inductively coupled N2 plasma treatment", IEEE Electron Device Letters, Vol. 20, No. 10, p. 535, 1999 https://doi.org/10.1109/55.791934
  3. H. H. Tseng, Y. Jeon, P. Abramowitz, T. Y. Luo, L. Hebert, J. J. Lee, and A. Sultan, "Ultra-thin decoupled plasma nitridation (DPN) oxynitride gate dielectric for 80-nm advanced technology", IEEE Electron Device Letters, Vol. 23, No. 12, p. 704, 2002
  4. A. Velso, F. N. Cubaynes, A. Rothschild, S. Mertens, R. Degraeve, R. O'Cornor, and M. Jurczak, "Ultra-thin oxynitride gate dielectrics by pulsed-RF DPN for 65 nm general purpose CMOS applications", IEEE, p. 239, 2003
  5. 박호우, 노용한, "Decoupled plasma nitridation 공정 적용을 통한 negative bias temperature instability 특성 개선", 전기전자재료학회논문지, 18권, 10호, p. 883, 2005 https://doi.org/10.4313/JKEM.2005.18.10.883
  6. C. Y. Wong, J. Y.-C. Sun, Y. Taur, C. S. Oh, R. Angelucci, and B. Davari, "Doping of N+ and P+ polysilicon in a dual-gate CMOS process", IEDM Tech. Dig., p. 238, 1988
  7. S. Wolf, "Silicon processing for VLSI era", Vol. 2, 6.3 p-Channel Devices in CMOS, p. 392, 1990