참고문헌
- K. Nair and R. Harjani, "A 96dB SFDR 50MS/s digitally enhanced CMOS pipeline A/D converter," in ISSCC Dig. Tech. Papers, Feb. 2004, pp. 456-539
- S. Mathur, M. Das, P. Tadeparthy, S. Ray, S. Mukherjee, and B. L. Dinakaran, "A 115mW 12-bit 50MSPS pipelined ADC," in Proc. ISCAS, May 2002, pp. 913-916
- H. Pan, M. Segami, M. Choi, J. Cao, and A. Abidi, "A 3.3-V 12-b 50-MS/s A/D converter in 0.6-um CMOS with over 80-dB SFDR," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1769-1780, Dec. 2000 https://doi.org/10.1109/4.890290
- J. Yuan, N. Farhat, and I. Van der Spiegel, "A 50MS/s 12-bit CMOS pipeline A/D converter with nonlinear background calibration," in Proc. IEEE CICC, Sept. 2005, pp. 399-402
- A. Shabra and Hae-Seung Lee, "A 12-bit mismatch-shaped pipeline A/D converter," in Symp. VLSI Circuits Dig. Tech. Papers, June 2001. pp. 211-214
-
H. Ploeg, G. Hoogzaad, H. Termeer, M. Vertregt, and R. Roovers, "A 2.5V 12b 54MSamples/s 0.25um CMOS ADC in
$1mm^2$ with mixed-signal chopping and calibration," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1859-1867, Dec. 2001 https://doi.org/10.1109/4.972136 - A. Shabra and Hae-Seung Lee, "Oversampled pipeline A/D converters with mismatch shaping," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 566-578, May 2002 https://doi.org/10.1109/4.997849
- L. Singer, S. Ho, M. Timko, and D. Kelly, "A 12b 65MSample/s CMOS ADC with 82dB SFDR at 120MHz," in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 38-39
- E. Iroaga and B. Murmann, "A 12b, 75MS/s pipelined ADC using incomplete settling," in Symp. VLSI Circuits Dig. Tech. Papers, June 2006, pp. 274-275
- B. Murmann and B. E. Boser, "A 12b 75MS/s pipelined ADC using oper-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003 https://doi.org/10.1109/JSSC.2003.819167
- A. Zjajo, H. Ploeg, and M. Vertregt, "A 1.8V 100mW 12bits 80Msample/s Two-Step ADC in 0.18-um CMOS," in Proc. ESSCIRC, Sept. 2003, pp. 241-244
- C. R. Grace, P. J. Hurst, and S. H. Lewis, "A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1038-1046, May 2005 https://doi.org/10.1109/JSSC.2005.845972
- H. Wang, C. F. Chan, and C. S. Choy, "A 12-bit 80MS/s 110mW Floating Analog-to-Digital Converter," in Proc. ISCAS, May 2002, pp. 137-140
- T. Ito, D. Kurose, T. Ueno, T. Yamaji, and T. Itakura, "55mW 1.2V 12bit 100-MSPS pipeline ADCs for wireless receivers," in Proc. ESSCIRC, Sept. 2006, pp. 540-543
- T. N. Andersen et al., "A cost-efficient high-speed 12-bit pipeline ADC in 0.18um digital CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1506-1513, July 2005 https://doi.org/10.1109/JSSC.2005.847519
- S. M. Yoo, T. H. Oh, H. Y. Lee, K. H. Moon, and J. W. Kim, "A 3.0V 12b 120 MSample/s CMOS pipelined ADC," in Proc. ISCAS, May 2006, pp. 1023-1026
- A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipelined analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999 https://doi.org/10.1109/4.760369
-
Y. J. Cho, K. H. Lee, H. C. Choi, S. H Lee, K. H. Moon, and J. W. Kim, "A calibration-free 14b 70MS/s
$3.3mm^2$ 235mW 0.13um CMOS pipeline ADC with high-matching 3-D symmeric capacitors," in Proc. IEEE CICC, Sept. 2006, pp. 485-488 - S. M. Yoo, T. H. Oh, J. W. Moon, S. H. Lee, and U. K. Moon, "A 2.5 V 10b 120MSample/s CMOS pipelined ADC with high SFDR," in Proc. IEEE CICC, May 2002, pp. 441-444
-
K. N. Leung and P. K. T. Mok, "A sub-1-V
$15ppm/^{\circ}C$ CMOS bandgap voltage reference without requiring low threshold voltage device," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 526-530, Apr. 2002 https://doi.org/10.1109/4.991391 - A. E. Buck, C. L. McDonald, S. H. Lewis, and T. R Viswanathan, "A CMOS bandgap reference without resistors," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 81-83, Jan. 2002 https://doi.org/10.1109/4.974548
- S. H Lee and Y. Jee, "A Temperature and Supply-Voltage Insensitive CMOS Current Reference," IEICE Trans. Electron, vol. E82-C, no. 8, pp. 1562-1566, Aug. 1999
-
Y. J. Cho and S. H. Lee, "An 11b 70-MHz
$1.2-mm^2$ 49-mW 0.18-um CMOS ADC with on-chip current/voltage references," IEEE Transactions on Circuit and Systems I, vol. 52, no. 10, pp. 1989-1995, Oct. 2005 https://doi.org/10.1109/TCSI.2005.853251