

# Two-Bit/Cell NFGM Devices for High-Density NOR Flash Memory

Jong-Ho Lee

**Abstract**—The structure of 2-bit/cell flash memory device was characterized for sub-50 nm non-volatile memory (NVM) technology. The memory cell has spacer-type storage nodes on both sidewalls in a recessed channel region, and is erased (or programmed) by using band-to-band tunneling hot-hole injection (or channel hot-electron injection). It was shown that counter channel doping near the bottom of the recessed channel is very important and can improve the  $V_{th}$  margin for 2-bit/cell operation by  $\sim 2.5$  times. By controlling doping profiles of the channel doping and the counter channel doping in the recessed channel region, we could obtain the  $V_{th}$  margin more than  $\sim 1.5$  V. For a bit-programmed cell, reasonable bit-erasing characteristics were shown with the bias and stress pulse time condition for 2-bit/cell operation. The length effect of the spacer-type storage node is also characterized. Device which has the charge storage length of 40 nm shown better  $\Delta V_{th}$  and  $V_{th}$  margin for 2-bit/cell than those of the device with the length of 84 nm at a fixed recess depth of 100 nm. It was shown that peak of trapped charge density was observed near  $\sim 10$  nm below the source/drain junction.

**Index Terms**—2-bit/cell, Recessed channel, nano-dot, channel hot electron,  $V_{th}$  margin

## I. INTRODUCTION

Flash memory has become a cost-effective solid-state

storage technology widely used in mobile electronics devices and other consumer applications. The NOR flash memory has typically been used for code storage and direct execution in portable electronics devices, such as cellular phones and PDAs. Since there is no roadmap for nano-floating gate memory (NFGM) NOR application, we follow the roadmap for SONOS. According to the projection of the latest updated version 2006 ITRS, the SONOS NVM device for 2-bit/cell cannot be scaled down to the physical gate length below 140 nm due to the charge separation issue in the nitride layer [1]. Especially, the 2-bit/cell SONOS type NVM memories are faced serious problems for ultra high density and reliability application when the gate length ( $L_g$ ) comes into the sub-90 nm regime [2]-[4]. To shrink the  $L_g$  down to sub-100 nm and remove charge redistribution in the storage layer, localized charge trapping method by using spacers formed [2]-[6] on both sides of the control gate was adopted in planar channel flash memory devices to achieve 2-bit/cell operation [4]-[9]. However, those structures have large drain-induced-barrier-lowering (DIBL (poor scalability)) and probably have a big non-uniformity in controlling the dimension of the control gate and the spacers for the localized charge storage in sub-50 nm regime. Thus Two-bit/cell operation has been attractive to increase storage capacity of a flash memory. However, it is very difficult to achieve large threshold voltage ( $V_{th}$ ) margin for 2-bit/cell in conventional devices.

As the  $L_g$  scales down to 50 nm or less, low frequency noise (LFN) in NOR cell devices is becoming serious problem, since the  $1/f$  noise power density of the drain is proportional to  $1/L^3$  [10], and the current fluctuation of the drain is inversely proportional to  $L^2$  [11]. Especially, random telegraph noise (RTN) makes the drain current

---

Manuscript received Feb. 27, 2008; revised Mar. 7, 2008.  
School of Electrical Engineering and Computer Science, Kyungpook National University, Daegu, 702-701, Korea  
E-mail : jongho@ee.knu.ac.kr


fluctuate and finally gives some errors in reading the drain current [12]. The best way to suppress the LFN is to increase  $L_g$ , which degrades memory density. Increasing  $L_g$  also gives less  $V_{th}$  fluctuation due to dot size and density non-uniformity [13].

Compared to atomic-size nitride traps, electron or hole energy states are energetically deeper in the nanocrystal wells. For instance, the energy level of traps is typically 1-2 eV below the  $\text{Si}_3\text{N}_4$  conduction band, while the electron ground state in nanocrystals could exceed 3 eV below the  $\text{SiO}_2$  conduction band [14]. Hence, if the nanocrystals are well separated in the 2-D layer, then conduction between the nodes is totally prevented in NFGM cells.

In this review paper, we briefly introduce a new NFGM cell transistor for high-density NOR flash memory. Since the device has basically recessed channel structure, effective channel length is very long without increasing 2-D cell area. Therefore we can solve the problem regarding the LFN and suppress  $V_{th}$  non-uniformity due to non-uniformity of nano-dots size and density. We can also achieve 2-bit/cell SONOS flash memory by adopting spacer-type charge storage layer inside recessed channel region. We investigate the programming and erasing characteristics of the proposed cell with an  $L_g$  of 40 nm by changing counter channel doping and channel doping profiles using device simulator [15]. The bottom corner of the recessed region affects negatively  $V_{th}$  margin for 2-bit/cell operation. Thus it is required to check the length effect of the spacer-type storage sidewall formed vertically on the side surface of the recessed region on the  $V_{th}$  margin for 2-bit/cell. We investigate mainly programming characteristics with the length by using CHEI (Channel Hot Electron Injection) and injected charges density along vertical storage layer.

## II. DEVICE STRUCTURE

Fig. 1 shows that the schematic cross-sectional views of the cell structures cut along channel length direction. The width ( $x_{rw}$ ) and depth ( $x_{rd}$ ) of the recessed region are 50 and 100 nm, respectively. The  $x_j$  stands for the junction depth from the top of the body and is fixed at 30 nm. We call the recess width as the gate length ( $L_g$ ), although actual effective channel length ( $L_{eff}$ ) depends



**Fig. 1.** Schematic cross-sectional views of flash memory cell transistors with different storage node structures. Figures (a) and (b) have spacer-type storage nodes and their vertical lengths are 84 nm and (b) 40 nm, respectively. Figure (c) has continuous-type storage node. Localized #1 channel doping determines hot carrier generation and device  $V_{th}$ . The channel length ( $L_g$ ) represents the open width of the recess region and 50 nm in this work. The #2 local doping is counter-doping to alleviate the bottom corner effect.

on the recess depth and is longer than the recess width. For the given recess width and depth, the  $L_{eff}$  is given by approximately  $\pi r + 2(x_{rd} - x_j - r)$  and is about 170 nm in this work. The physical control gate width is 20 nm for an  $L_g$  of 50 nm. The uniform body doping is  $1 \times 10^{17} \text{ cm}^{-3}$  and

$n^+$  poly-Si gate is applied. The thicknesses of tunnel and blocking oxides are 4 nm and 6 nm, respectively. The storage layer thickness is 5 nm which accommodates 5 nm diameter nano-dots. We considered mainly three types of localized channel doping for reasonable 2-bit operation. The #1 p-type channel doping [p-type, peak =  $2 \times 10^{18} \text{ cm}^{-3}$ , and standard deviation ( $\Delta R_p$ ) of 20 nm] is localized nearby metallurgical source/drain (S/D) junction for  $V_{th}$  control and hot carrier generation by impact ionization. The #2 n-type channel (counter) doping [n-type, peak =  $1.5 \times 10^{18} \text{ cm}^{-3}$ , and  $\Delta R_p$  of 15 nm] is localized near the bottom of the recessed region. The #2 channel doping plays an important role for 2-bit operation. Under the programming or erasing bias condition, most of the hot carriers are trapped into the storage layer near the  $x_j$ . Since there is an electric field at the PN junction between the #2 n-type doping region and the p-substrate doping region near the bottom region, small number of carriers can be trapped into the storage node near the bottom of the recess region. Consequently, threshold voltage ( $V_{th}$ ) can be increased by the trapped charge near the bottom channel region, but the #2 counter channel doping covers the bottom region so that the  $V_{th}$  increase near the bottom region of the recessed region can be minimized, which leads to high  $V_{th}$  margin for 2-bit operation. The device has #3 localized Gaussian doping profile [p-type, peak =  $2 \times 10^{18} \text{ cm}^{-3}$ , and  $\Delta R_p$  of 82 nm] at 350 nm underneath from the top of the body to control body (or well) doping and field isolation  $V_{th}$ . Several electrodes with 2 nm length and 1 nm thickness are inserted to the storage node at regular intervals of 1 nm to mimic roughly the nano-dots in the storage layers.

Fig. 1 (a) and (b) show the schematic cross-sectional views of the cell structure with spacer type storage node. The lengths of the storage node formed on the sidewall of the recessed region are 84 and 40 nm, respectively, as shown in figures (a) and (b). The fabrication process of the storage layer is briefly given in the following as an example. In Fig. 1 (a), the storage layer is formed on the tunnel oxide grown in the recessed region, and then spacer type storage nodes are formed by anisotropic dry etching. To form the storage layer in Fig. 1 (b), part of the recess region is formed first to a vertical depth from the top of the body, and then tunnel oxide is followed by the deposition of the storage layer. Short spacer type

storage layers are formed on the side surface by anisotropic etching, and further Si etch is performed to a target depth of the recess region. Fig. 1 (c) shows the schematic cross-sectional view of the cell structure with continuous-type storage node.

### III. SIMULATION RESULTS AND DISCUSSIONS

In order to achieve localized charge injection, channel hot electron (CHE) injection method is used for programming. Fig. 2 (a) shows  $\log I_D$ - $V_G$  characteristics before and after programming for the device with the #1 and #3 channel doping profiles. The programming time ( $t_{PGM}$ ) was fixed at 1  $\mu\text{s}$  for given biases of  $V_G=4.5 \text{ V}$  and  $V_D=3.5 \text{ V}$ . The #1 channel doping is characterized by a Gaussian profile with a peak doping of  $3 \times 10^{18} \text{ cm}^{-3}$  and an  $\Delta R_p$  of 20 nm. The  $V_{th}$  shift ( $\Delta V_{th}$ ) after programming is about 2.6 V at a  $V_D$  of 0.1 V. The  $V_{th}$  was defined as the control gate bias when the drain current is  $1 \times 10^{-7} \text{ A/cell}$ . If we increase the  $V_D$  to 1.5 V, the  $\Delta V_{th}$






Fig. 2.  $\log I_D$ - $V_G$  characteristics before and after CHE programming. Figure (a) shows the data with the localized doping profiles of #1 (nearby  $x_j$ ) and #3. The data for all three local doping profiles are shown in (b). Programming has been done for 1  $\mu\text{s}$  at  $V_G=4.5 \text{ V}$  and  $V_D=3.5 \text{ V}$ . Dotted lines stand for the  $V_{th}$  margin for 2-bit/cell operation.

decreases to about 2 V since the inversion electrons move to the source side slightly by which there are few electrons under the programmed region. For a  $V_D$  of 1.5 V, it is desirable that the  $\Delta V_{th}$  becomes nearly 0 V. However, unwanted charge trapping near the bottom region increases the  $\Delta V_{th}$  at a  $V_D$  of 1.5 V. By applying 1.5 V to the source, the  $\Delta V_{th}$  is again about 2.6 V. The  $V_{th}$  margin for 2-bit/cell operation at a given read bias of 1.5 V is about 0.56 V as represented by dotted lines in Fig. 2 (a). Fig. 2 (b) shows  $\log I_D$ - $V_G$  characteristics under the same situation as Fig. 2 (a). The difference in (b) is a counter-doping near the bottom corner region using n-type impurity that its profile is characterized by a Gaussian profile with a peak doping of  $1 \times 10^{18} \text{ cm}^{-3}$  and an  $\Delta R_p$  of 20 nm. Due to the counter-doping, the  $\Delta V_{th}$  after programming is reduced to about 2 V at a  $V_{DS}$  of 0.1 V. Under the programming bias condition, most of the hot electrons are trapped into the storage layer near the  $x_j$  and small number of electrons can be trapped into the storage near the bottom of the recess region. The n-type counter-doping alleviates significantly the  $V_{th}$  shift with the unwanted charge trapping near the bottom of the recess region. As the result, we can achieve larger  $V_{th}$  margin of 1.54 V than that without the counter-doping although the  $\Delta V_{th}$  is reduced. The  $I_D$ - $V_G$  curves in (b) show not only excellent 2-bit/cell operation but also good DIBL characteristics.

Fig. 3 shows  $V_{th}$ ,  $\Delta V_{th}$ , and  $V_{th}$  margin characteristics versus the  $\Delta R_p$  of the #1 p-type doping profile when the device has the same n-type counter-doping as that shown in Fig. 2 (b). The  $V_{th}$  margin represents the difference between reverse read  $V_{th}$  and forward read  $V_{th}$ . As a reference,  $V_{th}$  margin without #2 doping is represented by open star symbols for comparison. As the  $\Delta R_p$  of the #1 p-type doping increases, the  $\Delta V_{th}$  is slightly increased because the program  $V_{th}$  is increased with slightly steeper slope than the initial  $V_{th}$ . With the  $\Delta R_p$  increase, the initial  $V_{th}$  increases since the p-type doping increases near the bottom corner. The  $V_{th}$  margin represented by solid star symbols increases due to the electric field increase near drain junction when the  $\Delta R_p$  of #1 doping is increased from 15 nm to 20 nm. Then the  $V_{th}$  margin decreases significantly for further increase of  $\Delta R_p$  because the unwanted charge trap near the bottom corner of the recess region affects channel  $V_{th}$  and degrades the




**Fig. 3.**  $V_{th}$ ,  $\Delta V_{th}$ , and  $V_{th}$  margin versus the  $\Delta R_p$  of the #1 p-type channel doping profile. The  $\Delta V_{th}$  is a  $V_{th}$  shift after programming, and the  $V_{th}$  margin is a difference between reverse read  $V_{th}$  and forward read  $V_{th}$ . The star symbols stand for the  $V_{th}$  margin. The solid star symbols represent the  $V_{th}$  margin with the #2 local doping profile. The  $V_{th}$  margin without #2 localized doping profile is represented by open star symbols. The #2 n-type counter doping is located near the bottom of the recess region.



**Fig. 4.**  $V_{th}$  margin and DIBL characteristics versus  $\Delta R_p$  of the #2 n-type counter-doping profile as a function of a peak concentration ( $1 \times 10^{18} \text{ cm}^{-3}$  and  $1.5 \times 10^{18} \text{ cm}^{-3}$ ). Here the #1 p-type channel doping has a peak value of  $3 \times 10^{18} \text{ cm}^{-3}$  and an  $\Delta R_p$  of 20 nm.

$V_{th}$  margin as explained in Fig. 2 (a). The  $V_{th}$  margin without the #2 doping (open star symbols) can be explained as the same manner. The  $V_{th}$  margin with the n-type counter-doping is about 2.5 times larger than that without the counter doping at an  $\Delta R_p$  of 20 nm. It is required to keep the  $\Delta R_p$  of the #1 p-type channel doping small as possible to increase the  $V_{th}$  margin.



Fig. 4 shows  $V_{th}$  margin and DIBL characteristics versus the  $\Delta R_p$  of the #2 n-type counter-doping profile



**Fig. 5.** log  $I_D$ - $V_G$  characteristics of initial state, a bit-programming, and a bit-erasing for single bit of the proposed cell with the local channel doping profiles when drain bias is 0.1 V. The programming time ( $t_{\text{PGM}}$ ) was fixed at 5  $\mu\text{s}$  for given biases of  $V_G=5$  V and  $V_D=3.5$  V.

when the device has the same #1 p-type channel doping as that shown in Fig. 2 near the  $x_j$ . With increasing  $\Delta R_p$  of the n-type doping, the  $V_{\text{th}}$  margin improves significantly since the  $V_{\text{th}}$  increase due to the unwanted charge trapping near the bottom of the recess region is suppressed. In this case, the charges trapped in the storage layer near the  $x_j$  contribute dominantly  $V_{\text{th}}$  increase and the program  $V_{\text{th}}$  can be easily changed to the initial value by forward read ( $V_D=1.5$  V), which leads to large  $V_{\text{th}}$  margin. By increasing  $\Delta R_p$  of the n-type counter-doping, the n-type doping covers the bottom corner by which the corner effect of bottom region is suppressed. Higher peak concentration ( $1.5 \times 10^{18} \text{ cm}^{-3}$ ) of the #2 doping gives larger  $V_{\text{th}}$  margin. However, the margin saturates for an  $\Delta R_p$  larger than  $\sim 15$  nm, which means that the bottom corner gives no further effect on the  $V_{\text{th}}$  margin. The DIBL increases with increasing  $\Delta R_p$  of the #2 doping, but the DIBL is less than 100 mV/V.


Now we address erasing characteristics with band-to-band (BTB) hot-hole injection (HHI) in the storage node [16]-[18] for complete 2-bit/cell operation using device simulator [15]. For a bit-programming and a bit-erasing, we used channel hot-electron injection (CHEI) and band-to-band (BTB) hot-hole injection (HHI). Fig. 5 shows log  $I_D$ - $V_{\text{GS}}$  characteristics of initial state, a bit-programming, and a bit-erasing for single bit of the proposed cell with the local channel doping profiles when drain bias is 0.1 V. The  $t_{\text{PGM}}$  was fixed at 5  $\mu\text{s}$  for given biases of  $V_G=5$  V and  $V_D=3.5$  V. The  $\Delta V_{\text{th}}$  after programming is about 3.3 V at a  $V_D$  of 0.1 V. The



**Fig. 6.**  $V_{\text{th}}$  characteristics versus  $t_{\text{ERS}}$  as a parameter of erasing bias ( $V_D$ ) at a fixed  $V_G$  of -5 V. The  $t_{\text{PGM}}$  were fixed at 1  $\mu\text{s}$  (a) and 5  $\mu\text{s}$  (b) for biases of  $V_G=5$  V and  $V_D=3.5$  V. The  $t_{\text{ERS}}$  is changed from 0.1  $\mu\text{s}$  to 5  $\mu\text{s}$ .

$V_{\text{th}}$  was defined as the control gate bias when the drain current is  $1 \times 10^{-7}$  A/cell as mentioned above. The erasing time ( $t_{\text{ERS}}$ ) were changed from 0.1  $\mu\text{s}$  to 5  $\mu\text{s}$  for given biases of  $V_G=-5$  V and  $V_D=5$  V. For a short  $t_{\text{ERS}}$ , some electrons still remain in the storage layer. Higher  $V_{\text{th}}$  than initial  $V_{\text{th}}$  was maintained by the electrons trapped in the storage region near the drain  $x_j$ . When we increase the  $t_{\text{ERS}}$  to 5  $\mu\text{s}$ , the erased  $V_{\text{th}}$  was shifted to initial  $V_{\text{th}}$ , because of increasing trapped hot-hole density.

Fig. 6 (a) and (b) show  $V_{\text{th}}$  characteristics versus  $t_{\text{ERS}}$  as a parameter of erasing bias of  $V_D$  at a fixed  $V_G$  of -5 V. Before the erasing, the charge trap layer near the drain was programmed at  $V_G/V_D$  of 5/3.5 V for  $t_{\text{PGM}}$ s of 1  $\mu\text{s}$  and 5  $\mu\text{s}$ , respectively, by using CHEI method. In Fig. 6 (a) and (b),  $\Delta V_{\text{th}}$ s between initial  $V_{\text{th}}$  state and bit-programming state for  $t_{\text{PGM}}$ s of 1  $\mu\text{s}$  and 5  $\mu\text{s}$  are 2.56 V and 3.3 V, respectively. Then we performed erasing by changing  $t_{\text{ERS}}$  from 0.1  $\mu\text{s}$  to 5  $\mu\text{s}$  using BTB HHI method. When we use  $V_G=-5$  V and  $V_D=4$  V to erase the




**Fig. 7.** Surface potential along the channel surface from the source to the drain as a parameter of  $t_{ERS}$ . Erasing times are 0.1  $\mu$ s and 5  $\mu$ s.  $V_G$  and  $V_D$  for the erasing are -5 V and 4 V, respectively.


programmed cell for 0.1  $\mu$ s, the  $V_{th}$  was decreased by 28 % for a given  $t_{ERS}$  of 0.1  $\mu$ s. However, we could obtain much faster erasing speed (0.1  $\mu$ s) by increasing  $V_D$  to 6 V at a fixed  $V_G$  of -5 V. We could also achieve fully bit-erased cell by increasing  $t_{ERS}$  to about 5  $\mu$ s at a given  $V_D$  of 4 V.

To show internal physics regarding the bit-erasing, surface potentials along the channel surface from the source to the drain as a parameter of  $t_{ERS}$  (0.1 and 5  $\mu$ s) are shown in Fig. 7. The surface potential was prepared at  $V_G$  of 0 V and  $V_D$  of 0.1 V to exclude the effect from control gate bias. Due to high #1 doping near source/drain  $x_j$ s and #2 counter doping in the bottom of the recessed region, peak surface potential is observed near source-side  $x_j$  and drain-side  $x_j$ , which means the  $V_{th}$  of the cell is mainly determined by the #1 doping. The  $t_{PGM}$  was fixed at 5  $\mu$ s at a given bias of  $V_G=5$  V and  $V_D=3.5$  V. It can be observed from the peak potential near the drain at a  $t_{ERS}$  of 0.1  $\mu$ s that the electrons are injected into only the storage layer near the drain by the CHEI. When  $t_{ERS}$  is 0.1  $\mu$ s, there are still many electrons in the trap layer so that the barrier height near the drain is higher than the height near the source. For longer  $t_{ERS}$  than 5  $\mu$ s, the cell  $V_{th}$  is not lowered because the potential barrier near the source cannot change although the barrier near the drain can be lowered.

Now we compare programming characteristics in both structures in Figs. 8 and 9. The programming was achieved by channel hot electron (CHE) injection into the space type storage layer. Fig. 8 (a) and (b) show log  $I_D$ - $V_G$  characteristics of devices before and after




(a)




(b)

**Fig. 8.** log  $I_D$ - $V_G$  characteristics of flash devices before and after CHE programming for  $t_{PGM}$ s of 1, 2 and 5  $\mu$ s at  $V_G=5$  V and  $V_D=3.5$  V. Figures (a) and (b) show the characteristics, respectively, for the charge storage lengths of 84 nm and 40 nm. Solid and cross symbols stand for read currents when drain bias of 0.1 and 1.5 V, and open symbols represent read current at source bias of 1.5 V, after programming. The  $V_{th}$  is defined as the control gate bias when the drain current is  $1 \times 10^{-7}$  A/ $\mu$ m as represented by dotted line.



**Fig. 9.**  $\Delta V_{th}$  and  $V_{th}$  margin versus the  $t_{PGM}$  as a parameter of storage layer length at  $V_G=5$  and  $V_D=3.5$  V. The  $\Delta V_{th}$  is a  $V_{th}$  shift after programming, and the  $V_{th}$  margin is a difference between reverse read  $V_{th}$  and forward read  $V_{th}$ .

programming as a parameter of  $t_{PGM}$ . The  $t_{PGM}$  was changed from 1 to 5  $\mu$ s at given biases of  $V_G=5$  V and  $V_D=3.5$  V. As  $t_{PGM}$  increases,  $\Delta V_{th}$  increases at a low forward read ( $V_D=0.1$  V). The device with short storage




**Fig. 10.** Trapped charge distribution and electric field profile in the vertical storage layer as a parameter of  $t_{PGM}$  from 1 to 5  $\mu$ s. Figures (a) and (b) represent the distributions and field profiles for the storage layer lengths of 84 and 40 nm, respectively.

layer shows higher SS (subthreshold swing) than that of long storage layer, which seems to be due to high-density stored charge in the localized region as shown in Fig. 10. With a high reverse read ( $V_S=1.5$  V), the  $\Delta V_{th}$  decreases a litter. Device with short storage layer shows larger  $\Delta V_{th}$  decrease and change with the reverse read. In case of a high forward read ( $V_D=1.5$  V), the  $\Delta V_{th}$  of both devices decreases significantly since the channel region near the charge trapped region is depleted. The device with long storage layer shows some deviation from the initial curve mainly due to unwanted charge storing near the bottom corner although the #2 counter doping covers the bottom region. Thus the device with short storage layer has better  $V_{th}$  margin for 2-bit/cell since it has no storage layer near the bottom and higher charge density near  $x_j$  than that in long storage case. However, the sub-threshold slope of programmed devices with the short storage layer as shown in Fig. 1 (b) are larger than that of programmed devices with the long storage layer as shown in Fig. 1 (a) since higher charge density trapped in the short storage layer gives higher channel resistance [19].

The characteristics shown in Fig. 8 are summarized in Fig. 9 in a point view of  $\Delta V_{th}$  and  $V_{th}$  margin for 2-bit/cell. The  $\Delta V_{th}$  and  $V_{th}$  margin increase with increasing  $t_{PGM}$ . For  $t_{PGM}$  of 2.5  $\mu$ s, the device with a storage layer length of 40 nm shows 28% higher  $\Delta V_{th}$  and 35% higher  $V_{th}$  margin than those of the device with a storage layer length of 84 nm. Thus we can achieve fast programming speed with a short storage layer at

given bias condition.

To see internal physics for the different characteristics with the length of storage layer, we investigated charge density distributions in the storage layer formed on the side-wall of the recess region for both long and short lengths of the storage layer as shown in Fig. 10 (a) and (b), respectively. Here vertical position of 0 nm means the top surface of the non-recessed thin body. The  $x_j$  is located at 30 nm. As the  $t_{PGM}$  increases, the trapped charge density increases generally. The maximum charge density is observed around 40 nm which is 10 nm below the  $x_j$ . However, the peak electric field is observed at the  $x_j$ . At the maximum charge density position of  $\sim 40$  nm, the charge density for the short storage layer is about 2 times higher than that for the long storage layer, which increases  $\Delta V_{th}$ . The stored charge distribution around  $x_j$  is wider in the long storage layer than in short storage layer. We have checked that the wide distribution of the charge around  $x_j$  in the long storage layer has no effect in the  $V_{th}$  margin for 2-bit/cell during high drain read ( $V_D=1.5$  V). Unwanted charge trapping into the storage layer near the bottom corner mainly degrades  $V_{th}$  margin although #2 counter channel doping covers the bottom corner.



**Fig. 11.**  $\log I_D$ - $V_G$  characteristics of continuous-type (a) and spacer-type (b) devices with #1, #2 and #3 local doping profiles, before and after programming by HEI.

Now we compare device characteristics of the spacer-type and continuous-type NOR-type devices with recessed channel structure. Fig. 11 (a) and (b) show  $\log I_D$ - $V_{GS}$  characteristics and the  $V_{th}$  of the proposed spacer-type and continuous-type device with #2 doping profiles as shown in Fig. 1 (a) and (c), respectively. In Fig. 11 (a), the  $\Delta V_{th}$  after programming is about 2.9 V at a  $V_{DS}$  of 0.1 V. The  $V_{th}$  margin at a given read bias of 1.5 V is increased to 2.23 V, since the n-type counter doping alleviates significantly the  $V_{th}$  shift with unwanted charge trapping near the bottom of the recess region. Fig. 11 (b) shows  $\log I_D$ - $V_G$  characteristics under the same situation as Fig. 11 (a). Under the programming bias condition, most of the hot electrons are trapped into the storage layer near the  $x_j$  and small number of electrons can be trapped into the storage near the bottom of the recess region. The n-type counter-doping alleviates significantly the  $V_{th}$  shift with the unwanted charge storage near the bottom of the recess region. As the result, we can achieve larger  $V_{th}$  margin of 1.82 V. The  $I_D$ - $V_G$  curves in Fig. 11 (a) and (b) show not only excellent 2-bit/cell operation but also good DIBL characteristics.

We discuss how to form nano-dots in the recessed channel devices. For example, conventional LPCVD, sputtering and plasma doping methods can be a candidate for the dot formation. For the formation spacer-type storage node, anisotropic RIE could be used to etch away the dots in the bottom region.

#### IV. CONCLUSIONS

We have reviewed 2-bit/cell flash memory devices with spacer-type or continuous-type charge storage layer in recessed channel region for high density and high performance sub-50 nm NVM technology. By adopting counter-doping near the bottom of the recess region, we achieved successfully 2-bit/cell operation with a  $V_{th}$  margin larger than 1.5 V at a given gate length of 50 nm. Bit-programming and bit-erasing of the device were successfully achieved by using CHEI and BTB HHI, respectively, for given bias and program/erase time. We have investigated programming characteristics for 2-bit/cell with the length of the spacer-type charge trapping layers formed on the side surface of recessed channel region in high-density and high-performance 50

nm NOR-type Flash memory cell. For given source/drain junction depth of 30 nm and recess depth of 100 nm, the flash memory device with a storage layer length of 40 nm shown better  $\Delta V_{th}$  and  $V_{th}$  margin than those in the length of 84 nm for the same program condition. Spacer-type and continuous-type storage layers were compared and shown reasonable characteristics. Thus the device structure can be one of the most promising device structures for high performance 50 nm NOR-type NVM technology.

#### ACKNOWLEDGMENTS

This work was supported by “The National research program for the 0.1 Tb Non-volatile memory Development sponsored by Korea Ministry of Commerce, Industry and Energy” in 2007.

#### REFERENCES

- [1] International Technology Roadmap for Semiconductor (ITRS; Semiconductor Industry Association, San Jose, 2006).
- [2] Byung Yong Choi, Byung-Gook Park, Yong Kyu Lee, Suk Kang Sung, Tae Yong Kim, Eun Suk Cho, Hye Jin Cho, Chang Woo Oh, Sung Hwan Kim, Dong Won Kim, Choong-Ho Lee, and Donggun Park, “Highly scalable and reliable 2-bit/cell SONOS memory transistor beyond 50nm NVM technology using outer sidewall spacer scheme with damascene gate process,” *Symp. VLSI Tech. Dig.*, pp. 118-119, 2005.
- [3] Yong Kyu Lee, Jae Sung Shim, Suk Kang Sung, Chang Ju Lee, Tae Hun Kim, Jong Duk Lee, Byung Gook Park, Dong Hun Lee, and Young Wug Kim, “Multilevel Vertical-Channel SONOS Nonvolatile Memory on SOI,” *IEEE Electron Device Lett.*, vol. 23, no. 11, pp. 664-666, 2002.
- [4] Masatoshi Fukuda, Toshiro Nakanishi, and Yasuo Nara, “Scaled 2-bit/cell SONOS type nonvolatile memory technology for sub-90nm embedded application using SiN sidewall trapping structure,” *IEDM Tech. Dig.*, pp. 909-912, 2003.
- [5] Yong Kyu Lee, Ki Hwan Song, Jae Woong Hyun, Jong Duk Lee, Byung Gook Park, Sung Taeg Kang, Jeong Dong Choe, Sang Yeon Han, Jeong Nam



- Han, Sung Woo Lee, O. Ik Kwon, Chilhee Chung, Donggun Park, and Kinam Kim, "Twin SONOS memory with 30-nm storage nodes under a merged gate fabricated with inverted sidewall and damascene process," *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 317-319, 2004.
- [6] Tsz Yin Man and Mansun Chan, "A 2-bit highly scalable nonvolatile memory cell with two electrically isolated charge trapping sites," *Microelectronics Reliability*, vol. 45, pp. 349-354, 2005.
- [7] Boaz Eitan, Paolo Pavan, Ilan Bloom, Efraim Aloni, Aviv Frommer, and David Finzi, "NRROM: a novel localized trapping, 2-bit nonvolatile memory cell," *IEEE Electron Device Lett.*, vol. 21, no. 11, pp. 543-545, 2000.
- [8] H. Tomiye, T. Terano, K. Nomoto, and T. Kobayashi, "Novel 2-bit/cell metal-oxide-nitride-oxide-semiconductor memory device with wrapped-control-gate structure that achieves source-side hot-electron injection," *Jpn. J. Appl. Phys.*, vol. 44, pp. 4825-4830, 2005.
- [9] C.C. Yeh, W.J. Tsai, M.I. Liu, T.C. Lu, S.K. Cho, C.J. Lin, Tahui Wang, Sam Pan, and Chih-Yuan Lu, "PHINES: a novel low power program/erase, small pitch, 2-bit per cell flash memory," *IEDM Tech. Dig.*, pp. 931-934, 2002.
- [10] M. J. Kriton and M. J. Uren, "Noise in solid state microstructure: a new perspective on individual defects, interface states, and low-frequency (1/f) noise," *Adv. in Phys.*, vol. 38, no. 4, p. 367, 1989.
- [11] M. H. Tsai and T.-P. Ma, "The impact of device scaling on the current fluctuations in MOSFET's," *IEEE Trans. on Electron Devices*, vol. 41, no. 11, pp. 2061-2068, 1994.
- [12] N. Tega, H. Miki, T. Osabe, A. Kotabe, K. Otsuga, H. Kurata, S. Kamohara, K. Tokami, Y. Ikeda, and R. Yamada, "anomalously large threshold voltage fluctuation by complex random telegraph signal in floating gate memory," *IEDM Tech. Dig.*, pp.1-4, 2006.
- [13] L. Perniola B. De Salvo, G. Ghibaudo, A. Foglio Para, G. Pananakakis, T. Baron, S. Lombarodo, L. Baldi, "A theoretical study of the influence of technological parameter fluctuations on the electrical characteristics of multi nanocrystal memories," *Proc. Si Nanoelectronics Workshop*, pp. 56-57, 2003.
- [14] A. Thean and J.-P. Leburton, "Flash memory: towards single-electronics," *IEEE Potentials*, pp. 35-41, Oct./Nov. 2002.
- [15] ATLAS Device Simulation Software (Silvaco International, Santa Clara, CA, 2006) Ver. 5.11.3.C.
- [16] G. L. Chindalore, C. T. Swift, and D. Burnett, "A new combination-erase technique for erasing nitride based (SONOS) nonvolatile memories," *IEEE Electron Device Lett.*, vol. 24, pp. 257-259, 2003.
- [17] B. Kim, C.-K. Baek, W. Kwon, Y.-H. Jeong, and D. M. Kim, "Simple experimental determination of the spread of trapped hot holes injected in Silicon-Oxide-Nitride-Oxide-Silicon(SONOS) cells: optimized erase and cell shrinkage," *Jpn. J. Appl. Phys.*, vol.43, pp. L1611-L1613, 2004.
- [18] P. B. Kumar, E. Murakami, S. Kamohara, and S. Mahapatra, "Endurance and retention characteristics of SONOS EEPROMs operated using BTBT induced hot hole erase," in *Proc. IRPS*, pp. 699-700, 2006.
- [19] E. Lusky, Y. Shacham-Diamand, I. Bloom, and B. Eitan, "Characterization of channel hot electron injection by the subthreshold slope of NRROM<sup>TM</sup> device", *IEEE Electron Dev. Lett.*, vol. 22, pp. 556-558, 2001.



**Jong-Ho Lee (SM'01)** received the B.S. degree from Kyungpook National University, Daegu, Korea, in 1987 and the M.S. and Ph.D. degrees from Seoul National University, Seoul, in 1989 and 1993,

respectively, all in electronic engineering.

In 1993, he worked on advanced BiCMOS process development at ISRC, Seoul National University as an Engineer. In 1994, he was with the School of Electrical Engineering, Wonkwang University, Iksan, Chonbuk, Korea. From 1994 to 1998, he was with ETRI as an invited member of technical staff, where he worked on deep submicron SOI devices, device isolation,  $1/f$  noise, and device mismatch characterization. From August 1998 to July 1999, he was with Massachusetts Institute of Technology, Cambridge, as a Post-Doctor, where he was engaged in the research on sub-100 nm double-gate CMOS devices. Since 2002, he has been with Kyungpook National University, Daegu, Korea, where he is currently a Full Professor of electrical and computer engineering. He has authored or coauthored over 87 journal papers and over 189 conference papers related to his research and has been granted 46 patents in this area. His research interests include sub-100 nm device technologies, device characterization and DC/RF device modeling, high performance IC design, and 3-D Microsystems including sensors. In 2006, he was a recipient of the "This Month's Scientist Award" for his contribution in the development of practical high-density/high-performance 3-dimensional nano-scale CMOS devices.