대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

1.8V 12-bit 10MSPS Folding/Interpolation CMOS Analog-to-Digital Converter의 설계

Design of an 1.8V 12-bit 10MSPS Folding/Interpolation CMOS Analog-to-Digital Converter

  • 발행 : 2008.11.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 1.8YV 12-bit 10MSPS CMOS A/D 변환기 (ADC)를 제안한다. 제안하는 ADC 는 12-bit의 고해상도를 구현하기 위해 even folding 기법을 이용한 Folding/Interpolation 구조로 설계하였다. ADC의 전체 구조는 2단으로 구성된 Folding/Interpolation 구조로써, 각각의 folding rate (FR)은 8을 적용하였고, interpolation rate (IR)은 $1^{st}$ stage 에서 8, $2^{nd}$ stage 에서 16을 적용하여 설계함으로써 고해상도를 만족시키기 위한 최적의 구조를 제안하였다. 또한 SNR 을 향상시키기 위하여 Folding/Interpolation 구조 자체를 cascaded 형태로 설계하였으며, distributed track and hold를 사용하였다. 제안하는 ADC는 $0.18{\mu}m$ 1-poly 4-metal n-well CMOS 공정을 사용하여 제작되었다. 시제품 ADC 는 측정결과 10MSPS 의 변환속도에서 약 46dB의 SNDR 성능특성을 보이며, 유효 칩 면적은 $2000{\mu}m{\times}1100{\mu}m$의 면적을 갖는다.

In this paper, an 1.8V 12-bit 10MSPS CMOS A/D converter (ADC) is described. The architecture of the proposed ADC is based on a folding and interpolation using an even folding technique. For the purpose of improving SNR, cascaded-folding cascaded-interpolation technique, distributed track and hold are adapted. Further, a digital encoder algorithm is proposed for efficient digital process. The chip has been fabricated with $0.18{\mu}m$ 1-poly 4-metal n-well CMOS technology. The effective chip area is $2000{\mu}m{\times}1100{\mu}m$ and it consumes about 250mW at 1.8V power supply. The measured SNDR is about 46dB at 10MHz sampling frequency.

키워드

참고문헌

  1. R.Grift. I. Rutten and M. Veen, "An 8-bit Video ADC Incorporation Folding and Interpolation Technique", IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-22, No. 6, pp. 994-953. Dec. 1987
  2. P. Vorekamp et al., "A 12-b, 60 MSample/s cascaded folding and interpolating ADC," IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 32, No. 12, pp. 1876-1886. Dec. 1997 https://doi.org/10.1109/4.643646
  3. Silva, R.T., Fernandes, J.R, "A low-power CMOS folding and interpolation A/D converter with error correction", ISCAS, Circuits and Systems, vol. 1 pp. I-949, I-952. May. 2003
  4. Vandenbussche J, Lauwers E, Uyttenhove K, Gielen G, Steyaert M "Systematic design of a 200MSPS 8-bit interpolating A/D converter" Design, Automation and Test in Europe Conference and Exhibition, pp. 357-361. June. 2002
  5. P. Vorekamp et al., "A 12b, 50 MSample/s cascaded folding & interpolating ADC" ISSCC Dig. Tech. Papers, pp. 134-135. Feb. 1997
  6. Ozan E. Erdo˘gan, Paul J. Hurst, Stephen H. Lewis "A 12-b Digital-Background-Calibrated Algorithmic ADC with 90-dB THD" IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 34, No. 12, pp. 1812-1820. Dec. 1999 https://doi.org/10.1109/4.808906
  7. Hui Pan, Masahiro Segami, Michael Choi, Jing Cao, and Asad A. Abidi, "A 3.3-V 12-b 50-MS/s A/D Converter in 0.6-m CMOS with over 80-dB SFDR" IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 35, No. 12, pp. 1769-1780. Dec. 2000 https://doi.org/10.1109/4.890290
  8. Boris Murmann, Bernhard E. Boser "A 12-bit 75-MS/s Pipelined ADC Using Open-Loop Residue Amplification" IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 38, No. 12, pp. 2040-2050. Dec. 2003 https://doi.org/10.1109/JSSC.2003.819167
  9. Yasuhide Shimizu, Shigemitsu Murayama, Kohhei Kudoi, Hiroaki yatsuda, Akihide Ogawa "A 30mW 12b 40MS/s Subranging ADC with a High-Gain Offset-Canceling Positive-Feedback Amplifier" ISSCC. pp. 802-811. Feb. 2006
  10. G.Ahn, P.K.Hanumolu, M.Kim, S.Takeuchi, T.Sugimoto, K.Hamashita, K.Takasuka, G.Temes, U.Moon "A 12b 10MS/s Pipelined ADC Using Reference Scaling" SOVC. pp. 272-273. June. 2006