References
- K. Uli, "Compilers for Power and Energy Management," ACM SIGPLAN PLD, 2003(6).
- L. Rainer, "Compiler Design Issues for Embedded Processors," IEEE Design & Test of Computers, 2002(7). https://doi.org/10.1109/MDT.2002.1018133
- B. Luca, M. Kandemir, and J. Ramanujam, Compilers and Operating Systems for Low Power, Kluwer Academics Publishers, 2003.
- H. Joe, MIPS R4000 Microprocessor User Manual 2nd, MIPS Technologies Inc., 1994.
- A. Halambi, P. Grün, V. Ganesh, A. Khare, N. D. Dutt, and A. Nicolau, "EXPRESSION: A Language for Architectural Exploration through Compiler/Simulator Retargetability and User Manual," University of California, Irvine, 2003.
- W. F. Christopher and R. H. David, A Retargetable C Compiler: Design and Implementation, Addison-Wesley, 1995.
- A. Appel, J. Davidson, and N. Ramsey, "The Zephyr Compiler Infrastructure," Supercomputing98, 1998(11).
- R. Leupers, Retargetable Code Generation for Digital Signal Processors, Kluwer Academic Publishers, 1997.
- P. Chang, S. Mahlke, W. Chen, N. Warter, and W. Hwu, "IMPACT: An Architectural Framework for Multiple Instruction Issue Processors," 18th Int. Symposium on Computer Architecture, 1991. https://doi.org/10.1109/ISCA.1991.1021619
- S. Pees, A. Hoffman, V. Zivojnovic, and H. Meyr, "LISA-Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures," 36th DAC, 1999. https://doi.org/10.1109/DAC.1999.782231
- A. Hoffman, A. Nohl, G, Braun, and H. Meyr, "A Survey on Modeling Issues Using the Machine Description Language LISA," ICASSP, 2001. https://doi.org/10.1109/ICASSP.2001.941122
- G. Goosens, "CHESS: Retargetable Code Generation for Embedded DSP Processors," Chap. 5 Kluwer Academic Publishers, 1997.
- M. Lee, V. Tiwari, S. Malik, and M. Fujita, "Power Analysis and Minimization Techniques for Embedded DSP Software," IEEE Trans. on VLSI Systems, Vol.5, No.2, 1997. https://doi.org/10.1109/92.555992
- K. Uli, "Compilers for Power and Energy Management," Tutorial ACM SIGPLAN PLDI2003, 2003(6).
- K. Uli, "Low Power/Power Compiler Optimizations," In Low-Power Electronics Design, CRC Press, 2005.
- C. H. Hsu and K. Uli, "The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction," ACM SIGPLAN PLDI2003, 2003(6).
- R. Leupers, "Compiler Design Issues for Embedded Processors," IEEE Design & Test of Computers, 2002(7). https://doi.org/10.1109/MDT.2002.1018133
- V. Tiwari, S. Malik, and A Wolfe, "Compilation Techniques for Low Energy: An Overview," IEEE Symposium on Low Power Electronics, 1994. https://doi.org/10.1109/LPE.1994.573195
- V. Tiwari, S. Malik, and A Wolfe, "Instruction Level Power Analysis and Optimization of Software," Journal of VLSI Signal Processing, 1996 https://doi.org/10.1007/BF01130407