

# CMOS Direct-Conversion RF Front-End Design for 5-GHz WLAN

Nam-Jin Oh

## Abstract

Direct-conversion RF front-end for 5-GHz WLAN is implemented in 0.18- $\mu\text{m}$  CMOS technology. The front-end consists of a low noise amplifier, and low flicker noise down-conversion mixers. For the mixer, an inductor is included to resonate out parasitic tail capacitances in the transconductance stage at the operating frequency, thereby improves the flicker noise performance of the mixer, and the overall noise performance of the front-end. The receiver RF front-end has 6.5 dB noise figure,  $-13$  dBm input IP3, and voltage conversion gain of 20 dB with the power consumption of 30 mW.

**Key words** : IEEE802.11a, CMOS, HiperLAN2, OFDM, Radio Frequency(RF), Transceiver, WLAN.

## I . Introduction

In the last few years, there has been enormous growth in wireless LAN(WLAN) markets with the demands for mobility and convenience of wireless communications network. High data rate WLAN has been defined in the 5-GHz band that allows up to 54 Mbps, offering attractive solution for real-time imaging, multimedia, and high speed video application. There are two standards for the 5-GHz band, one is called HiperLAN2 and the other is IEEE802.11a<sup>[1],[2]</sup>. Both standards can operate in the lower 5.15~5.25 GHz band, the middle 5.25~5.35 GHz band, and the upper 5.725~5.825 GHz band occupying channel bandwidth of around 16.3 MHz with different modulation schemes such as binary phase shift keying(BPSK), quadrature phase shift keying(QPSK), quadrature amplitude modulation(QAM) which are mapped into subcarriers of an orthogonal frequency division multiplexing(OFDM) signal. The signal is constructed of forty-eight data and four pilot subcarriers spaced 312.5 kHz apart. In the spectrum, the zero-th subcarrier is not used to avoid the difficulties in digital-to-analog and analog-to-digital converter offsets and carrier feedthrough in the RF system. The required minimum detectable sensitivity level for IEEE802.11a standard is  $-82$  dBm at the lowest data rate of 6 Mbps, and 65 dBm at the highest data rate of 54 Mbps.

The maximum input power is  $-30$  dBm for 802.11a, and  $-20$  dBm for HiperLAN2. The modulation accuracy of the transceiver is characterized by error vector magnitude(EVM) parameter. The standard requires better than  $-25$  dB for the 64-QAM modulated signal. The receiver

sensitivity level can be evaluated with packet error rate (PER) or bit error rate(BER). The required PER is less than 10 % at a PSDU(PHY Sublayer Service Data Units) length of 1,000 bytes<sup>[3]</sup>.

With the advancement of short channel length processing technologies, CMOS becomes an attractive solution for 5-GHz range applications since it allows the single chip integration. Currently, many researches have been done to integrate all the transceiver blocks into a single chip to reduce the cost and complexity<sup>[3],[7]</sup>.

This paper presents 5-GHz WLAN receiver RF front-end design implemented in 0.18- $\mu\text{m}$  CMOS technology, which employs low flicker noise down-conversion mixers.

## II . Receiver Architecture

The wireless receivers can be implemented as heterodyne, low-IF or direct conversion(zero-IF)<sup>[8],[9]</sup>. To implement a low cost fully integrated chip, zero-IF or low-IF can be considered as candidates. The zero-IF has disadvantages of flicker noise( $1/f$ ) which is especially troublesome for CMOS technologies, DC offset, even-order distortion, in-phase/quadrature(I/Q) mismatch, and LO pulling and leakage. The low-IF also suffers signal degradation from even-order distortion, and LO pulling and leakage. Further, it requires an image rejection, whereas the zero-IF does not. Since the signal bandwidth in low-IF scheme is twice that in zero-IF, it requires doubling the channel selection filter bandwidth and analog-to-digital(ADC) sampling rate, and thus requires higher power consumption<sup>[10]</sup>. Several techniques have been already developed to tackle the disadvantages of zero-IF<sup>[3]~[5]</sup>. Therefore, a direct conversion scheme is chosen as the transceiver archi-




Fig. 1. Simplified direct conversion radio transceiver architecture.

ecture.

Fig. 1 shows the overall block diagram of the direct conversion receiver architecture. The receiver can be divided into: Rx-RF including an LNA and down-conversion quadrature mixers and receiver baseband analog (Rx-BBA) including VGA and LPF.

According to the Friis equation explained in [8], the overall  $NF$  of the receiver is given by

$$NF_{Rx} = NF_{Rx-RF} + \frac{NF_{Rx-BBA} - 1}{A_{p,Rx-RF}} \quad (1)$$

where  $NF_{Rx-RF}$  and  $NF_{Rx-BBA}$  are the  $NF$  of Rx-RF and Rx-BBA blocks, respectively. The power gain of the Rx-RF block is given by

$$A_{p,Rx-RF} = \left( \frac{R_{in,Rx-RF}}{R_s + R_{in,Rx-RF}} \right) A_{v,Rx-RF}^2 \frac{R_s}{R_{out,Rx-RF}} \quad (2)$$

where  $R_s$  is the source impedance usually with  $50 \Omega$ ,  $R_{in}$ ,  $R_{out}$ , and  $A_v$  are the input and output impedance, and voltage gain of the Rx-RF, respectively.

From (1) and (2), the receiver  $NF$  is mainly determined by the  $NF$  of the Rx-RF block when the gain of the Rx-RF is sufficiently high. So, the  $NF_{Rx} \approx NF_{Rx-RF}$  at the high gain mode of the receiver.

Another consideration of the receiver is the third order nonlinearity. Typically, a loworder LPF is inserted between the down conversion mixer and the Rx-BBA to have higher overall receiver linearity. The filter attenuates the interferers sufficiently, and the cumulative input  $IP_3$  of the cascaded mixer plus Rx-BBA is mainly determined by the mixer linearity<sup>[8]</sup>. So,  $IIP_{3,mixer} \text{ plus } Rx-BBA \approx IIP_{3,mixer}$ .

The cascaded input  $IP_3$  of the receiver is given by

$$\frac{1}{IIP_{3,Rx}^2} = \frac{1}{IIP_{3,LNA}^2} + \frac{A_{v,LNA}^2}{IIP_{3,mixer \text{ plus } Rx-BBA}^2} \quad (3)$$

The cumulative Rx-RF linearity is given by

$$\frac{1}{IIP_{3,Rx-RF}^2} = \frac{1}{IIP_{3,LNA}^2} + \frac{A_{v,LNA}^2}{IIP_{3,mixer}^2} \quad (4)$$

Comparing (3) and (4),

$$\frac{1}{IIP_{3,Rx}^2} \approx \frac{1}{IIP_{3,Rx-RF}^2} \quad (5)$$

From (5), it can be concluded that the overall receiver nonlinearity is approximately determined by the nonlinearity of the Rx-RF.

In Fig. 1, the signal path is implemented as fully differential to minimize the even-order distortion. The RF signal is applied to a differential low noise amplifier(LNA), translated to baseband signal through  $I/Q$  down-conversion mixers.

### III. Circuit Implementation

Fig. 2 shows the receiver front-end RF blocks which consist of an LNA, and down-conversion  $I/Q$  mixers. A differential cascode amplifier is also chosen in the LNA to reduce the LO leakage to the LNA input, and even order distortion. According to [11], the low frequency output noise current of the down-conversion mixer is given by

$$i_{o,n} = \frac{2C_p}{T} V_n \times \frac{(C_p \omega_{LO})^2}{g_{ms}^2 + (C_p \omega_{LO})^2} \quad (6)$$

where  $C_p$  is the tail capacitance of the mixer transconductance stage,  $V_n$  is the low-frequency noise at the gate of switch,  $\omega_{LO}$  is the LO frequency,  $g_{ms}$  is the switch transconductance, and  $T$  is the LO period. From (4), it can be shown that the noise contribution is very




Fig. 2. Receiver RF front-end blocks.

small when  $\omega_{LO}$  is very small compared to  $g_{ms}/C_p$ . However, it rapidly increases as the tail capacitance goes up. The low frequency noise can be reduced by including an inductor,  $L_1$ , to resonate out the tail parasitic capacitance, and thereby increasing the conversion gain, and lowers flicker noise contribution from the indirect mechanism<sup>[11],[12]</sup>.

As clearly shown in Fig. 3, the flicker noise in the down-conversion mixer below 100 kHz is significantly reduced with the on-chip spiral inductor compared to that without the inductor, and thereby the cascaded RF receiver NF is substantially improved around 100 kHz. The on-chip inductor does not occupy large chip areas and quality(Q) factor over ten at the 5-GHz operating frequency. Each differential input of the LNA is matched to 50  $\Omega$  using on-chip inductors to simplify the external matching.

#### IV. Experimental Results

The 5-GHz WLAN receiver are fabricated in single-poly, six-metal 0.18  $\mu\text{m}$  CMOS technology as shown in Fig. 4. The die size is 1.9 $\times$ 1.3 mm<sup>2</sup>. All the pads are




Fig. 3. Simulated receiver RF front-end and mixer-only NF with and without the inductor,  $L_1$ , in Fig. 2(b).







Fig. 4. Chip micrograph. The die size is 1.9 $\times$ 1.3 mm<sup>2</sup>.



(a) Input return loss



(b) Input IP3



(c) Output spectrum.

Fig. 5. Measured results of the receiver RF front-end.

electrostatic discharge(ESD) protected. The receiver RF front-end measurement is performed by applying 5.26 GHz LO frequency and 5185 $\pm$ 2.5 MHz two tone RF frequencies. 180 $^\circ$  ring hybrid baluns<sup>[13]</sup> are implemented on test boards for the RF input of the receiver to divide powers. Fig. 5 shows the measured performance of the receiver front-end. The input return loss of the receiver is matched less than -10 dB in the operation frequency range of 5.15~5.35 GHz. The measured input IP3 is -13

Table 1. Performance comparison of 5 GHz receiver front-end.

		This work	[14]	[15]	[16]	[17]
Architecture		Zero IF	Zero IF	Zero IF	Double conversion	Double conversion
Supply voltage [V]		1.8	1.8	3	1.8	2
Receive front-end	Gain [dB]	20	30	18	31	12
	Input IP3 [dBm]	13	8	11.3	11.8	2
	NF [dB]	6.5	5*	3	5.1	5.2
Technology		0.18 $\mu$ m CMOS	0.18 $\mu$ m CMOS	0.25 $\mu$ m CMOS	0.18 $\mu$ m CMOS	0.25 $\mu$ m CMOS

\*Total receiver chain NF.

dBm. Including the RF cable loss of  $-2.2$  dB@5 GHz and ring hybrid balun loss of  $-1$  dB@5 GHz, the calibrated voltage conversion gain of the receiver front-end is 20 dB, and NF measured at 10 MHz IF is 6.5 dB. The total power consumption is 30 mW from a 1.8 V supply. Table 1 compares performances of several 5 GHz receiver front-end.

## V. Conclusion

In this paper, a direct-conversion receiver for 5-GHz WLAN has been implemented using 0.18- $\mu$ m CMOS technology. An inductor resonates out parasitic tail capacitances in the transconductance stage of the down-conversion mixer at the operating frequency, thereby improves the flicker noise performance of the mixer, and the overall noise performance of the front-end. The measured performance of the receiver RF front-end has 20 dB voltage conversion gain, NF of 6.5 dB, and  $-13$  dBm input IP3 while consuming 30 mW from a 1.8 V supply.

## References

[1] *Wireless LAN Medium Access Control(MAC) and Physical Layer(PHY) Specifications-High-Speed Physical Layer in the 5 GHz Band*, ANSI/IEEE Standard 802.11a, 1999.

[2] *Broadband Radio Access Network(BRAN); Hiper-LAN type 2; physical (PHY) layer*, ETSI, Apr. 2000.

[3] M. Zagari *et al.*, "A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems", *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1688-1694,

Dec. 2002.

- [4] A. Behzad *et al.*, "A 5-GHz direct-conversion CMOS transceiver utilizing automatic frequency control for the IEEE 802.11a wireless LAN standard", *IEEE J. Solid-State Circuits*, vol. 38, no. 123, pp. 2209-2220, Dec. 2003.
- [5] P. Zhang *et al.*, "A 5-GHz direct-conversion CMOS transceiver", *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2232-2238, Dec. 2003.
- [6] I. Vassiliou *et al.*, "A single-chip digitally calibrated 5.15~5.825-GHz 0.18- $\mu$ m CMOS transceiver for 802.11a wireless LAN", *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2221-2231, Dec. 2003.
- [7] L. Perraud *et al.*, "A direct-conversion CMOS transceiver for the 802.11a/b/g WLAN standard utilizing a Cartesian feedback transmitter", *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2226-2238, Dec. 2004.
- [8] B. Razavi, *RF Microelectronics*, Prentice Hall, 1998.
- [9] M. Brandolini *et al.*, "Toward multistandard mobile terminals-fully integrated receivers requirements and architectures", *IEEE Trans. Microwave and Techniques*, vol. 53, no. 3, pp. 1026-1038, Mar. 2005.
- [10] S. Mirabbasi, K. Martin, "Classical and modern receiver architectures", *IEEE Communications Magazine*, vol. 38, no. 11, pp. 132-139, Nov. 2000.
- [11] H. Darabi, A. A. Abidi, "Noise in RF-CMOS mixers: A simple physical model", *IEEE J. Solid-State Circuits*, vol. 35, no. 1, pp. 15-25, Jan. 2000.
- [12] H. Sjöland, A. Karimi-Sanjaani, and A. A. Abidi, "A merged CMOS LNA and mixer for a WCDMA receiver", *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 1045-1050, Jun. 2003.
- [13] D. M. Pozar, *Microwave Engineering*, Addison-Wesley, 1990.
- [14] Z. Xu *et al.*, "A compact dual-band direct-conversion CMOS transceiver for 802.11a/b/g WLAN", *IEEE International Solid-State Circuits Conference*, pp. 98-99, Feb. 2005.
- [15] T.-P. Liu, E. Westerwick, "5-GHz CMOS radio transceiver front-end chipset", *IEEE J. Solid-State Circuits*, vol. 35, no. 12, pp. 1927-1933, Dec. 2000.
- [16] K. R. Rao, J. Wilson, and M. Ismail, "A CMOS RF front-end for a multistandard WLAN receiver", *IEEE Microwave and Wireless Components Letters*, vol. 15, no. 5, pp. 321-323, May. 2005.
- [17] H. Samavati, H. R. Rategh, and T. H. Lee, "A 5-GHz CMOS wireless LAN receiver front-end", *IEEE J. Solid-State Circuits*, vol. 35, no. 5, pp. 765-772, May. 2000.

## Nam-Jin Oh



received B.S. degree in physics from Hanyang University, Seoul, Korea, in 1992, M.S. degree in electrical engineering from North Carolina State University, Raleigh, NC, USA, in 1999, and Ph.D. degree from Information and Communications University, Daejeon, Korea, in 2006. From 1992 to 1997, he was with LG Corporate Institute of Technology, Seoul, Korea. From 1999 to 2001, he was with Samsung Electronics, Suwon, Korea. From May to July 2004, he had an internship at PHYCHIPS, Inc., Daejeon, Korea. From 2006 to 2007, he was with Auto-ID Lab., Fudan University, China, as a post-doctor. He has been a professor of department of Electronic Engineering, Chungju National University, Korea. His research interests include analog and mixed-signal integrated circuits, digital integrated circuits, system level behavioral simulation of wireless communications, and device modeling of CMOS active and passive circuits.