Journal of the Institute of Electronics Engineers of Korea CI (전자공학회논문지CI)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

ASIP Design for Real-Time Processing of H.264

실시간 H.264/AVC 처리를 위한 ASIP설계

  • Published : 2007.09.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents an ASIP(Application Specific Instruction Set Processor) for implementation of H.264/AVC, called VSIP(Video Specific Instruction-set Processor). The proposed VSIP has novel instructions and optimized hardware architectures for specific applications, such as intra prediction, in-loop deblocking filter, integer transform, etc. Moreover, VSIP has hardware accelerators for computation intensive parts in video signal processing, such as inter prediction and entropy coding. The VSIP has much smaller area and can dramatically reduce the number of memory access compared with commercial DSP chips, which result in low power consumption. The proposed VSIP can efficiently perform in real-time video processing and it can support various profiles and standards.

본 논문에서는 ASIP(Application Specific Instruction-set Processor) 기반의 실시간 H.264/AVC 구현 가능한 VSIP(Video Specific Instruction-set Processor) 을 제안한다. 제안한 VSIP은 H.264/AVC의 화면 내 예측, 디블록킹 필터, 정수 변환 등 새로운 기능들을 효율적으로 지원하기 위한 전용의 하드웨어 구조와 명령어를 가지고 있다. 또한 화면 간 예측 및 엔트로피 코딩과 같이 연산량이 많은 부분은 하드웨어 가속기로 만들어 연산 처리 속도 및 효율을 높였다. VSIP은 H.264/AVC에 적합한 하드웨어 구조와 명령어를 통해 기존의 디지털 신호처리 프로세서보다 작은 크기를 가지며, 메모리 접근 횟수를 줄여 전력 소비를 감소시켰다. 제안한 VSIP을 이용하여 실시간 영상 신호처리를 할 수 있으며, 다양한 프로파일과 표준을 지원할 수 있다.

Keywords

References

  1. Jae S. Lee, Young S. Jeon, and Myung H. Sunwoo, 'Design of new DSP instructions and their hardware architecture for high-speed FFT,' in Proc. IEEE Workshop on Signal Processing Syst., pp. 80-90, Sept. 2001
  2. J. Glossner, J. Moreno, M. Moudgill, J. Derby, E. Hokenek, D. Meltzer, U. Shavadron, and M. Ware, 'Trends in compilable DSP architecture,' in Proc. IEEE Workshop on Signal Processing Syst., pp. 181-199, 2000
  3. Jeong H. Lee, Jong H. Moon, Kyung L. Heo, Myung H. Sunwoo, Sung K. Oh, and In H. Kim, 'Implementation of Application Specific DSP for OFDM Systems,' in Proc, IEEE IEEE Int. Symp. Circuit Syst., May 2004
  4. Suk Hyun Yoon, Jong Ha Moon, and Myung Hoon Sunwoo, 'Efficient DSP Architecture for High-Quality Audio Algorithms,' in Proc. IEEE Int. Symp. Circuits Syst., May 2005
  5. Sung Dae Kim, Jeong Hoo Lee, Chung Jin Hyun, and Myung Hoon Sunwoo, 'ASIP approach for implementation of H.264/AVC,' in Proc. Asia South Pacific Design Automation Conf.., Jan 2006
  6. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264/ISO/IEC 14496-10 (E) AVC). July, 2004
  7. J. Ostermann, T. Wedi, et al., 'Video coding with H.264/AVC: tools, performance, and complexity,' IEEE Circuits and Systems Magazine, vol. 4, pp. 7-28, 2004 https://doi.org/10.1109/MCAS.2004.1286980
  8. Wu Di, Gao Wen, Hu Mingzeng and Ji Zhenzhou, 'An Exp-Golomb encoder and decoder architecture for JVT/AVS,' in Proc. 5th International Conference on ASIC, vol. 2, pp. 910-913, Oct. 2003
  9. Gisle Bjontcgaard and Karl Lillcvold, 'Context-adaptive VLC (CAVLC) coding of coefficients,' Doc. JVT-028, JVT of IS0/IEC MPEG & ITU-T VCEG 3rd Meeting, Virginia, USA, May. 2002
  10. Hsiu-Cheng Chang, Chien-Chang Lin, and Jiun-In Guo, 'A Novel Low-Cost High- Performance VLSI Architecture for MPEG-4 AVC/H.264 CAVLC Decoding,' in Proc. IEEE Int. Symp. Circuits Syst., May 2005
  11. Yeong-Kang Lai, Chih-Chung Chou, and Yu-Chieh Chung, 'A simple and cost effective video encoder with memory-reducing CAVLC,' in Proc. IEEE Int. Symp. Circuits Syst., May 2005
  12. Woong IL Choi, Byeungwoo Jeon and Jechang Jeong, 'Fast motion estimation with modified diamond search for variable motion block sizes,' in Proc. International Conference on Image Processing, vol. 3, pp. 14-17, Sept. 2003
  13. TMS320C6000 CPU and Instruction Set Reference Guide, Texas Instruments Inc., Dallas, TX, 2000
  14. TMS320C64x Image/Video Processing Library, Texas Instruments Inc., Dallas, TX, 2003
  15. BlackfinTM DSP Instruction Set Reference, Analog Device Inc., Norwood, Mass. 2002
  16. TMS320C55x Hardware Extensions for Image/Video Applications Programmer's Reference, Texas Instruments Inc., Dallas, TX, 2002
  17. Thomas Wiegand, Xiaozheng Zhang, and Bernd Girod, 'Long-Term Memory Motion-Compensated Prediction,' Trans. Circuit Syst. Video Technol., vol. 9, no. 1, pp. 70-84, Feb. 1999 https://doi.org/10.1109/76.744276
  18. Iain E. G. Richardson, Video Codec Design: Developing Image and Video Compression Systems, Wiley, 2002
  19. Min H. Kim, In G. Hwang and Soo I. Chae, 'A Fast VLSI Architecture for Full-Search Variable Block Size Motion Estimation in MPEG-4 AVC/H.264,' in Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC 2005), Shanghai, China, Jan 2005
  20. Swee Yeow Yap and john V. McCanny, 'A VLSI Architecture for Variable Block Size Video Motion Estimation,' Trans. Circuit Syst. Video Technol., vol. 51, no. 7, July 2004