Journal of the Korea Institute of Military Science and Technology (한국군사과학기술학회지)

The Korea Institute of Military Science and Technology (한국군사과학기술학회)
권호 표지

Fabrication of High Performance and Low Power Readout Integrated Circuit for $320{\times}256$ IRFPA

$320{\times}256$ 초점면배열 적외선 검출기를 위한 고성능 저 전력 신호취득회로의 제작

  • Published : 2007.06.29
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes the design, fabrication, and measurement of ROIC(ReadOut Integrated Circuit) for $320{\times}256$ IRFPA(InfraRed Focal Plane Array). A ROIC plays an important role that transfer photocurrent generated in a detector device to thermal image system. Recently, the high performance and low power ROIC adding various functions is being required. According to this requirement, the design of ROIC focuses on 7MHz or more pixel rate, low power dissipation, anti-blooming, multi-channel output mode, image reversal, various windowing, and frame CDS(Correlated Double Sampling). The designed ROIC was fabricated using $0.6{\mu}m$ double-poly triple-metal Si CMOS process. ROIC function factors work normally, and the power dissipation of ROIC is 33mW and 90.5mW at 7.5MHz pixel rate in the 1-channel and 4-channel operation, respectively.

Keywords

References

  1. W. D. Rogatto, The Infrared and Electro Optical Systems Handbook-volumn 3. Electro -Optical Components, ERIM and SPIE Optical Engineering Press, 1993
  2. 김선호, 최종호, 김남환, 박승만, "적외선 검출기용 저전력 $320{\times}256$ 신호취득회로의 설계 및 제작", 국방기술연구, 제10권, 제2호, 하권, pp.76-83, 2004
  3. O. Nesher, S. Elkind, "Performance of BF Focal Plane Array $320{\times}256$ InSb Detectors", Proc. SPIE, Vol. 4820, pp.699-707, 2003
  4. P. Tribolet, P. Charier, S. Dugalleix, S. Magli, P. Fillon and X. Breniere, "Lightweight, compact, and affordable MW TV format IR detector", Proc. SPIE, Vol. 5406, pp.193-204, 2004
  5. A. G. M. Strollo, E. Napoli and D. De Caro, "Low-power flip-flops with reliable clock gating", Microelectronics Journal, Vol. 32, No. 1, pp.21-28, 2001. 1 https://doi.org/10.1016/S0026-2692(00)00072-0
  6. N. Sklavos, P. Kitsos, N. Zervas and O. Koufopavlou, "A new low power and high speed bidirectional shift register architecture", In proc. of IEEE International Workshop on Power And Timing Modeling, Optimization and Simulation(PATMOS'01, 2001