The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

An Efficient Architecture Exploration Method for Optimal ASIP Design

Application에 최적의 ASIP 설계를 위한 효율적인 Architecture Exploration 방법

  • 이성래 (서강대학교 전자공학과 CAD&ES 연구실) ;
  • 황선영 (서강대학교 전자공학과 CAD&ES 연구실)
  • Published : 2007.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

Retargetable compiler which generates executable code for a target processor and performance profiler are required to design a processor optimized for a specific application. This paper presents an architecture exploration methodology based on ADL (Architecture Description Language). We synthesized instruction set and optimized processor structure using information extracted from application program. The information of operation sequences executed frequently and register usage are used for processor optimization. Architecture exploration has been performed for JPEG encoder to show the effectiveness of the system. The ASIP designed using the proposed method shows 1.97 times better performance.

프로세서에 따라 수행 가능한 코드를 생성하는 retargetable 컴파일러와 성능 프로파일러는 어플리케이션에 최적화된 프로세서 디자인에 있어 필수적이다. 본 논문은 ADL (Architecture Description Language)에 기반한 architecture exploration 방법을 제시한다. 어플리케이션 프로그램에서 얻어낸 정보로부터 인스트럭션 합성과 프로세서 구조를 최적화 하였다. 어플리케이션에서 많이 사용되는 연산과 레지스터 사용에 대한 정보는 프로세서 최적화를 위해 사용되었다. 시스템의 효용성을 보이기 위해 JPEG 인코더에 대한 architecture exploration을 수행하였다. 제안된 방법을 사용해 설계된 ASIP은 초기 프로세서에 비해 약 1.97배의 성능을 가지는 것으로 측정되었다.

Keywords

References

  1. P. Marwedel, 'Code Generation for Embedded Processors : An Introduction', in Code Generation for Embedded Processors, P. Marwedel and G. Goosens, ed., pp. 14-31, Kluwer Academic Publishers, 1995
  2. C. Liem, Retargetable Compilers for Embedded Core Processors, Kluwer Academic Publishers, 1997
  3. R. Leupers, 'Compiler Design Issues for Embedded Processors', IEEE Design & Test of Computers, Vol. 19, No. 4, pp. 51-58, July-Aug. 2002 https://doi.org/10.1109/MDT.2002.1018133
  4. R. Gonzalez, 'Xtensa : A Configurable and Extensible Processor', IEEE Micro, Vol. 20, No. 2, pp. 60-70, March-April 2000
  5. A. Hoffmann et al, 'A Novel Methodology for the Design of Application-Specific Instruction Set Processors(ASIPs) Using a Machine Description Language', IEEE Trans. Computer-Aided Design, Vol. 20, No. 11, pp. 1338-1354, Nov. 2001 https://doi.org/10.1109/43.959863
  6. S. Bashford, U. Bieker, B. Harking, R. Leupers, P. Marwedel, A. Neumann, and D. Voggenauer, 'The MIMOLA Language Version 4.1', Technical report, University of Dortmund, 1994
  7. A. Fauth, J. Van Praet, and M. Freericks, 'Describing Instructions Set Processors Using nML', in Proc. European Design & Test Conf., Paris (France), pp. 503-507, Mar. 1995
  8. R. Leupers et al, 'Retargetable Compilers and Architecture Exploration for Embedded Processors', IEE Proc. Computers and Digital Techniques, Vol. 152, No. 2, pp. 209-223, Mar. 2005 https://doi.org/10.1049/ip-cdt:20045075
  9. J. Van Praet, G. Goosens, D. Lanneer, and H. De Man, 'Instruction Set Definition and Instruction Selection for ASIPs', in Proc. Int. Symp. High-Level Synthesis, pp. 11-16, May 1994
  10. R. Kastner, S. Ogrenci-Memik, E. Bozorgzadeh, and M. Sarrafzadeh, 'Instruction Generation for Hybrid Reconfigurable Systems', in Proc. Int. Conf. CAD 2001, pp. 127-130, Nov. 2001
  11. R. Leupers, K. Karuri, S. Kraemer, and M. Pandey, 'A Design Flow for Configurable Embedded Processors Based on Optimized Instruction Set Extension Synthesis, in Proc. Design Automation & Test in Europe, Munichi, Germany, Mar. 2006
  12. 조재범, 유용호, 황선영, '임베디드 프로세서 코어 자동생성 시스템의 구축', 한국통신학회논문지, 30권 6A호, pp. 526-534, 2005년 6월
  13. L. Wehmeyer, M. Jain, S. Steinke, P. Marwedel, and M. Balakrishnan, 'Analysis of the Influence of Register File Size on Energy Consumption, Code Size, and Execution Time', IEEE Trans. Computer-Aided Design, Vol. 20, No. 11, pp. 1329-1337, Nov. 2001 https://doi.org/10.1109/43.959862
  14. 이성래, 황선영, '머쉰 행위기술로부터 Retargetable 컴파일러 생성시스템 구축', 한국통신학회논문지, 32권 5호, pp. 286-294, 2007년 5월
  15. C. Fraser, R. Henry, and T. Proebsting, 'BURG - Fast Optimal Instruction Selection and Tree Parsing', ACM SIGPLAN Notices, Vol. 27, No. 4, pp. 68-76, April 1992
  16. C. Fraser and D. Hanson, A Retargetable C Compiler : Dsign and Implementation, Ben-jamin/Cummings, 1995
  17. C. Fraser and D. Hanson, 'The lcc 4.x Code-G en eration Interface', Microsoft- Research, 2003
  18. J. Ceng, M. Hohenauer, R. Leupers, G. Ascheid, H. Meyr, and G. Braun, 'C Compiler Retargeting Based on Instruction Semantics Models', in Proc. Design Automation and Test in Europe, pp. 1150-1155, 2005
  19. J. Ceng, W. Sheng, M. Hohenauer, R. Leupers, G. Ascheid, H. Meyr, and G. Braun, 'Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting'. in Proc. Int. Workshop Systems, Architectures, Modeling, and Simulation (SAMOS), 2004
  20. G. Kane and J. Heinrich, MIPS RISC Architecture, Prentice Hall, 1992
  21. D. Patterson and J. Hennessy, Computer Organization & Design, Morgan Kaufmann, 1992