References
- Payam Heydari, and Massoud Pedram, 'Jitter-Induced Power/Ground Noise in CMOS PLLs: A Design Perspective,' Proceedings of the international Conference on Computer Design: VLSI in Computers & Processors, pp. 209-213, 2001 https://doi.org/10.1109/ICCD.2001.955030
- Xiaolue Lai, and Jaijeet Roychowdhury, 'Fast, accurate prediction of PLL jitter induced by power grid noise,' IEEE Custom Integrated Circuits Conference, pp. 121-124,2004
- Kaushik Roy, Saiba1 Mukhopadhyay, and et al., 'Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicronmeter CMOS Circuits,' Proceeding of the IEEE, Vol. 91, NO.2, February 2003 https://doi.org/10.1109/JPROC.2002.808156
- Anne-Johan Annema, Bram Nauta, et al., 'Analog Circuits in Ultra-Deep-Submicron CMOS,' IEEE Journal of Solid-State Circuits, Vol. 40, No.1, Jan 2005 https://doi.org/10.1109/JSSC.2004.837247
- Koichiro Ishibashi, Tetsuya Fujimoto, and et al., 'Low-Voltage and Low-Power Logic, memory, and Analog Circuit Techniques for SoCs Using 90nm Technology and Beyond,' IEICE Trans. Electron., Vol. E89-C, No.3, Mar. 2006 https://doi.org/10.1093/ietele/e89-c.3.250
- Reuven Holzer, 'A IV CMOS PLL Designed in High-Leakage CMOS process Operating at 10-700MHz,' IEEE International Solid State Circuits Conference, Vol. 2, pp. 220-482, Feb. 2002
- Anantha Chandrakasan, William J. Bowhill, and Frank Fox, 'Design of High-Performance Microprocessor Circuits,' IEEE Press, 2000
- She Lin, and Norman Chang, 'Challenges in Power-Ground Integrity,' IEEE ICCAD 2001, pp. 651-654, 2001
- Behzad Razavi, 'Monolithic Phase-Locked Loops and Clock Recovery Circuits,' IEEE Press, 1996
- Shouli Yan, and Edgar Sanchez-Sinencio, 'Low Voltage Analog Circuit Design Techniques: A Tutorial,' IEICE Trans. Analog Integrated Circuits and Systems, Vol. E00-A, No.2, Feb. 2000
- Y. Cao, T. Sato, D. Sylvester, M. Orshansky, C. Hu, 'New paradigm of predictive MOSFET and interconnect modeling for early circuit design,' CICC, pp. 201-204, 2000 https://doi.org/10.1109/CICC.2000.852648
Cited by
- Establishment of a fabrication method for a long-term actuated hybrid cell robot vol.7, pp.11, 2007, https://doi.org/10.1039/b705367c