Journal of KIISE:Information Networking (한국정보과학회논문지:정보통신)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

Performance Evaluation of Networks with Buffered Switches

버퍼를 장착한 스위치로 구성된 네트워크들의 성능분석

  • 신태지 (울산대학교 전기전자정보시스템공학부) ;
  • 남창우 (울산대학교 전기전자정보시스템공학부) ;
  • 양명국 (울산대학교 전기전자정보시스템공학부)
  • Published : 2007.06.15
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a performance evaluation model of Networks with the multiple-buffered crossbar switches is proposed and examined. Buffered switch technique is well known to solve the data collision problem of the switch networks. The characteristic of a network with crossbar switches is determined by both the connection pattern of the switches and the limitation of data flow in a each switch. In this thesis, the evaluation models of three different networks : Multistage interconnection network, Fat-tree network, and other ordinary communication network are developed. The proposed evaluation model is developed by investigating the transfer patterns of data packets in a switch with output-buffers. Two important parameters of the network performance, throughput and delay, are evaluated. The proposed model takes simple and primitive switch networks, i.e., no flow control and drop packet, to demonstrate analysis procedures clearly. It, however, can not only be applied to any other complicate modern switch networks that have intelligent flow control but also estimate the performance of any size networks with multiple-buffered switches. To validate the proposed analysis model, the simulation is carried out on the various sizes of networks that uses the multiple buffered crossbar switches. It is shown that both the analysis and the simulation results match closely. It is also observed that the increasing rate of Normalized Throughput is reduced and the Network Delay is getting bigger as the buffer size increased.

본 논문은 출력 버퍼를 장착한 크로스바 스위치로 구성된 다양한 네트워크들의 성능 예측 모형을 제안하고, 스위치에 장착된 버퍼의 개수 증가에 따른 성능 향상 추이를 분석하였다. 스위치 내부에 버퍼를 장착하는 기법은 네트워크 내부의 데이타 충돌 문제를 효과적으로 해결하고, 네트워크 성능 및 신뢰도를 높이는 방법으로 널리 알려져 있다. 또한, 크로스바 스위치를 이용하여 네트워크를 구성할 경우 네트워크 내부의 스위치들 간의 연결 형태 그리고, 각 스위치 내부의 데이타 이동 패턴에 따라 네트워크 특성이 결정된다. 본 논문에서는 크로스바 스위치로 구성된 세 가지 서로 다른 형태의 네트워크 : 다단 연결 망(MIN), Fat-tree 망, 그리고 일반 통신망 등의 성능 분석모형을 제안하였다. 제안한 분석 모형은 네트워크 내부 스위치에 장착된 버퍼의 개수와 무관하게 네트워크 성능 평가의 두 가지 주요 요소인 네트워크 정상상태 처리율(Normalized Throughput, NT)과 네트워크 지연시간을 예측한다. 제안한 수학적 성능 분석 연구의 실효성을 검증하기 위하여 병행된 시abf레이션 결과는 상호 미세한 오차 범위 내에서 모형의 예측 데이타와 일치하는 결과를 보여 분석 모형의 타당성을 입증하였다. 또한 분석 결과 네트워크 내부 스위치에 많은 버퍼를 장착 할수록 상대적으로 정상상태 처리율의 증가율은 감소하고, 네트워크 지연시간은 증가하는 것으로 나타났다.

Keywords

References

  1. S. H. Byun, D. K. Sung, 'The UniMIN Switch Architecture for Large-Scale ATM Switches,' IEEE Trans. on Networking, Vol.8, No.1, pp.109-120, Feb. 2000 https://doi.org/10.1109/90.836482
  2. V. P. Kumar and S. M. Reddy, 'Augmented Shuffle-Exchange Multistage Interconnection Networks,' IEEE Computer, Jun. 1987 https://doi.org/10.1109/MC.1987.1663588
  3. A. Landin, E. Haggersten and S. Haridi, 'Race-free interconnection network and multiprocessor consistency,' Proceedings of the 18th Annual Symposium on Computer Architecture, Vol.19, No.3, Toronto, Canada (May 1991), pp.106-115 https://doi.org/10.1145/115952.115964
  4. Sabine R. Ohring, Maximilian Ibel, Sajal K.Das, Mohan J. Kumar 'On Generalized Fat trees,' Parallel Processing Symposium, 1995. Proceedings, 9th International, 1995, Page(s): 37-44 https://doi.org/10.1109/IPPS.1995.395911
  5. Ronald I.Greenberg, Lee Guan, 'An Improved Analytical Model for Wormhole Routed Networks with Application to Buterfly Fat-trees,' Parallel Processing, 1997., Proceedings of the 1997 International Conference on, 1997, Page(s): 44-48 https://doi.org/10.1109/ICPP.1997.622554
  6. H. Yoon, K. Y. Lee, and M. T. Liu, 'Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems,' IEEE Trans. on Computers, Vol.C-39, No.3. pp.319-327, Mar. 1990 https://doi.org/10.1109/12.48863
  7. Y. Mun and H. Y. Youn, 'Performance Analysis of Finite Buffered Multistage Interconnection Networks,' IEEE Trans. on Computers, Vol.43, No.2, pp.153-162, Feb. 1994 https://doi.org/10.1109/12.262120
  8. Chita R. Das and Prasant Mohapatra, 'Performance Analysis of Finite-Buffered Asynchronous Multistage Interconnection Networks,' IEEE Trans. on Parallel and Distributed systems, Vol.7, No.1, pp. 18-25, Jun 1996 https://doi.org/10.1109/71.481594
  9. H. Y. Youn and H. S. Choo, 'Performance Enhancement of Multistage Interconnection Networks with Unit Step Buffering,' IEEE Trans. on Communications, Vol.47, No.4. pp.618-630, APR. 1999 https://doi.org/10.1109/26.764935
  10. Myung K Yang and Tae Z Shin, 'Performance Evaluation of the Buffered MIN with $a{\times}a$ Switches,' KISS Conf. on Parallel Processing, pp.244-246, Nov. 2000
  11. Alunweiri H.M, Aljunaidi H, Beraldi R, 'The Buffered Fat-Tree ATM switch,' Global Telecommunication Conference, 1995. GLOBECOM '95., IEEE Volume: 2, 1995, Page(s): 1209-1215 vol.2 https://doi.org/10.1109/GLOCOM.1995.502595
  12. Youngsik Kim, Oh-Young Kwon, Tack-Don Han, Youngsong Mun, 'Design and performance analysis of the Practical Fat Tree Network using a butterfly network,' Journal of systems Architecture 43, pp.355-363, 1997 https://doi.org/10.1016/S1383-7621(96)00097-5
  13. C.E. Leiserson, 'Fat trees : universal networks for hardware-efficient supercomputing,' IEEE Trans. on Computers Vol.c-34, No.10. pp.892-901, Oct. 1985
  14. Cisco Systems Inc., 'Catalyst 8500 Campus Switch Router Architecture,' http://www.cisco.com/warp/pubic/cc/cisco/mkt/switch/cat/8500/tech/8510_wp.htm
  15. Cisco Systems Inc., 'Next Generation ClearChannel Architecture for Catalyst 1900/2820 Ethernet Switches,' http://www.cisco.com/warp/pubic/cc/cisco/mkt/switch/cat/c1928/tech/n wgen_wp.htm
  16. F. Tobagi, 'Fast Packet Switch Architectures for Broadband Integrated Networks,' Proc. of the IEEE, Vol.78, No.1, pp.133-167, Jan 1990 https://doi.org/10.1109/5.52203