References
- Richard Foster, 'A Design Style to Simplify IP integration and Verification,' White paper, VLSI Technology, Inc. (http://www.vlsi.com), 1999
- N. Kim, H. Choi, S. Lee, S. Lee, I. Park, and C. Kyung, 'VIrtual Chip Making Functional Models Work on Real Target Systems,' in Proc. of 35th DAC, pp.170-173, June 1998
- 'Cadence Emulation Simulation Acceleration', White paper, Cadence Design Systems Inc. (http://www.cadence.com) , 2002
- Murali Kudlugi, Saha Hassoun, Charles Selvidge, Duaine Pryor, 'A Transaction-Based Unified Simulation Emulation Architecture for Functional Verification', in Proc. of 38th DAC, pp.623-628, June 2001 https://doi.org/10.1145/378239.379036
- Stuart Swan, 'SystemC Transaction Level Models and RTL Verification', in Proc. of 43rd DAC, pp.90-92, July 2006 https://doi.org/10.1145/1146909.1146937
- Daniel P. Bovet, Marco Cesati, Understanding the Linux Kernel, O'REILLY Publishers, December 2002
- Alessandro Rubini,· Jonathan Corbet, Linux Device Drivers, O'REILLY Publishers, June 2001
- IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language, IEEE Std. 1364-1995
- Swapnajit Mittra, Principles of Verilog PLI, Kluwer Academic Publishers, 2000
- JTAG Boundary Scan, IEEE Std. 1149.1
- ModelSim SE User's Manual, Mentor Graphics (http://www.model.com), 2006
-
Spartan-If
$200^{TM}$ PCI Development Board User's Guide V2.0, Memec (http://www.memec.com). 2002 - Synplify Pro User Guide, Synplicity Inc. (http://www.synplicity.com). 2005
- Xilinx ISE 6 Software Manuals, Xilinx Inc. (http:///www.xilinx.com), 2004
- 김남도, 양세양, '초고속 시스템 에뮬레이터의 구조와 이를 위한 소프트웨어', 한국정보처리학회논문지 A, 1598-2831, 제8A권 4호, pp.479-488, 2001