The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

Design of a 5.2GHz/2.4GHz Dual band CMOS Frequency Synthesizer for WLAN

WLAN을 위한 5.2GHz/2.4GHz 이중대역 주차수 합성기의 설계

  • 김광일 (Integrant Technologies an Analog Devices Company 아날로그팀) ;
  • 이상철 (LG전자 시스템 IC 사업부) ;
  • 윤광섭 (인하대학교 전자공학과) ;
  • 김석진 (인하대학교 전자공학과)
  • Published : 2007.01.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a frequency synthesizer(FS) for 5.2GHz/2.4GHz dual band wireless applications which is designed in a standard $0.18{\mu}m$ CMOS1P6M process. The 2.4GHz frequency is obtained from the 5.2GHz output frequency of Voltage Controlled Oscillator (VCO) by using the Switched Capacitor (SC) and the divider-by-2. Power dissipations of the proposed FS and VCO are 25mW and 3.6mW, respectively. The tuning range of VCO is 700MHz and the locking time is $4{\mu}s$. The simulated phase noise of PLL is -101.36dBc/Hz at 200kHz offset frequency from 5.0GHz with SCA circuit on.

본 논문은 $0.18{\mu}m$ CMOS 공정으로 설계된 5.2GHz와 2.4GHz 이중 대역 무선 송수신기를 위한 주파수합성기를 제안한다. 2.4GHz 주파수는 스위치드 커패시터와 2분주기를 동작시켜서 발생시키고, 5.2GHz는 전압 제어 발진기의 출력 주파수로부터 직접 발생시키도록 설계하였다. 제안된 주파수합성기의 전체 전력소모는 25mW이며, 전압 제어 발진기의 전력소모는 3.6mW이다. 모의 실험된 주파수 합성기의 위상 잡음은 스위치드 커패시터 회로가 동작할 때, 200kHz 옵셋 주파수에서 -101.36dBc/Hz이고, 락킹 시간은 $4{\mu}s$이다.

Keywords

References

  1. T. Lee, H. Samavati, and H. Rategh, '5-GHz CMOS Wireless LANs', IEEE Trans. Microwave Theory and Tech., vol. 50, pp. 268-280, Jan. 2002 https://doi.org/10.1109/22.981280
  2. Zargari, M. et al., 'A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g wireless LAN', IEEE Journal of Solid State Circuits, vol. 39, pp. 2239-2249, Dec. 2004 https://doi.org/10.1109/JSSC.2004.836349
  3. A. Niknejad, 'ASITIC: Analysis of Si Inductors and transformer for ICs'. [Online]. Available: http://rfic.eecs.berkeley.edu/~niknejad/asitic.html
  4. G. Lee, J. Cho, J. Lee, S. Kim, and N. Min, 'A 2-GHz, Low Noise, Low Power CMOS Frequency Synthesizer with an LC-tuned VCO for Wireless Communications', J. the Korean Physical Society, vol. 39, pp. 14-19, Jan. 2001
  5. J. Maget, M. Tiebout, and R. Kraus, 'MOS Varactors With n- and p-Type Gates and Their Influence on an LC-VCO in Digital CMOS', IEEE J. Solid-State Circuits, vol. 38, pp. 1139-1147, July 2003 https://doi.org/10.1109/JSSC.2003.813288
  6. C. Lam, B. Razavi, 'A 2.6-GHz/5.2-GHz Frequency Synthesizer in 0.4-um CMOS', IEEE. J. Solid-State Circuits, vol. 35, pp. 788-794, May 2000 https://doi.org/10.1109/4.841508
  7. W. Chen, J. Chang, Y. Hong, M. Wong, C. Kuo, 'A 2-V 2.3/4.6-GHz Dual-Band Frequency Synthesizer in 0.35um Digital CMOS Process', IEEE. J. Solid State, Circuits, vol. 39, pp. 234-237, Jan. 2004 https://doi.org/10.1109/JSSC.2003.820878
  8. S. Pellerano, S. Levantino, C. Samori, A. L. Lacaita, 'A Dual-Band Frequency Synthesizer for 802.11a/b/g with Fractional-Spur Averaging Technique', IEEE Int.l Solid-State Circuits Conf., pp. 104-105, Feb 2005
  9. B. D. Muer, M. Steyaert, 'CMOS FRACTIONAL-N SYNTHESIZERS', Kluwer Academic Publishers, pp. 130, 2003
  10. J. Parker, D. Ray 'A 1.6 GHz CMOS PLL with on-chip loop filter', IEEE. J. Solid-State, Circuits, vol. 39, pp.337-343, Mar. 1998
  11. C.-H. Park, O. Kim, B. Kim 'A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching', IEEE. J. Solid-State, Circuits, vol. 36, pp. 777-783, May. 2001 https://doi.org/10.1109/4.918915
  12. T. K. K. kan, G. C. T. Leung, Howard C. Luong 'A 2-V 1.8-GHz Fully Integrate CMOS Dual-Loop Frequency Synthesizer', IEEE. J. Solid-State, Circuits, vol. 37. pp. 1012-1020, AUG, 2002 https://doi.org/10.1109/JSSC.2002.800977
  13. H. Lee, J. Cho, K. Lee, I. Hwang, T. Ahn, K. Nah, B. Park, 'A {\Sigma}-{\Delta}$ Fractional-N Frequency Synthesizer Using a Wide-Band Integrated VCO and a Fast AFC Technique for GSM/GPRS/WCDMA Applications', IEEE. J. Solid-State, Circuits, vol. 39, pp. 1164-1169, no. 7, July. 2004 https://doi.org/10.1109/JSSC.2004.829938
  14. Gerry. C. T. Leung, Howard C. Luong, 'A 1-V 5.2-GHz CMOS Synthesizer for WLAN Applications' IEEE. J. Solid-State, Circuits, vol. 39, no. 11, NOV. 2004
  15. S.Pellerano, S. Levantino, C. Samori, A. L. Lacaita, 'A 13.5mW 5-GHz Frequency Synthesizer With Dynamic-Logic Frequency Divider' IEEE. J. Solid-State, Circuits, vol. 39, no. 11, NOV, 2004
  16. 성혁준, 윤광섭, 강진구, '전류펌핑 알고리즘을 이용한 클락 동기용 CMOS PLL 설계' 한국통신학회 논문지, 제 25권, 1B호, pp183-192, 2000년
  17. 최현승, 김종민, 박창선, '듀얼 위상 주파수 검출기를 이용한 CMOS RF Charge-Pump PLL 설계' 한국통신학회 논문지, 제26권, 10B호, pp. 1353-1359, 10월, 2001년
  18. 김태엽, 박수양, 손상희, '새로운 구조의 프로그램어블 주파수 분주기를 사용한 주파수 합성기 설계' 한국통신학회 논문지, 제27권, 6C호, pp.619-624, 6월, 2002년