Journal of electromagnetic engineering and science

The Korean Institute of Electromagnetic Engineering and Science (한국전자파학회)
권호 표지
DOI QR코드

DOI QR Code

Analog Predistortion High Power Amplifier Using Novel Low Memory Matching Topology

  • Kim, Jang-Heon (Department of Electrical Engineering, Pohang University of Science and Technology(POSTECH)) ;
  • Woo, Young-Yun (Telecommunication R & D Center, Samsung Electronics Company Ltd.) ;
  • Cha, Jeong-Hyeon (XRONet Corporation) ;
  • Hong, Sung-Chul (Telecommunication R & D Center, Samsung Electronics Company Ltd.) ;
  • Kim, Il-Du (Department of Electrical Engineering, Pohang University of Science and Technology(POSTECH)) ;
  • Moon, Jung-Hwan (Department of Electrical Engineering, Pohang University of Science and Technology(POSTECH)) ;
  • Kim, Jung-Joon (Department of Electrical Engineering, Pohang University of Science and Technology(POSTECH)) ;
  • Kim, Bum-Man (Department of Electrical Engineering, Pohang University of Science and Technology(POSTECH))
  • Published : 2007.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper represents an analog predistortion linearizer for the high power amplifier with low memory effect. The high power amplifier is implemented using a 90-W peak envelope power(PEP) LDMOSFET at 2.14-GHz and an envelope short matching topology is applied at the active ports to minimize the memory effect. The analog predistortion circuit comprises the fundamental path and the cuber and quintic generating circuits, whose amplitudes and phases can be controlled independently. The predistortion circuit is tested for two-tone and wide-band code division multiple access(WCDMA) 4FA signals. For the WCDMA signal, the adjacent channel leakage ratios(ACLRs) at 5 MHz offset are improved by 12.4 dB at average output powers of 36 dBm and 42 dBm.

Keywords

References

  1. P. B. Kenington, High-Linearity RF Amplifier Design, Norwood, MA: Artech House, 2000.
  2. T. Nojima, T. Konno, 'Cuber predistortion linearizer for relay equipment in 800 MHz band land mobile telephone system', IEEE Trans. Veh. Technol., vol. VT-34, pp. 169-177, Nov. 1985
  3. J. Yi, Y. Yang, M. Park, W. Kang, and B. Kim, 'Analog predistortion linearizer for high power RF amplifier', IEEE Trans. Microw. Theory Tech., vol. 48, no. 12, pp. 2709-2713, Dec. 2000 https://doi.org/10.1109/22.899034
  4. J. Cha, J. Yi, J. Kim, and B. Kim, 'Optimum design of a predistortion RF power amplifier for multicarrier WCDMA applications', IEEE Trans. Microw. Theory Tech., vol. 52, no. 2, pp. 655-663, Feb. 2004 https://doi.org/10.1109/TMTT.2003.822030
  5. J. Vuolevi, T. Rahkonen, Distortion in RF Power Amplifiers, Norwood, MA: Artech House, 2003
  6. A. Rabany, L. Nguyen, and D. Rice, 'Memory effect reduction for LDMOS bias circuits', Microw. J., vol. 46, no. 2, Feb. 2003

Cited by

  1. Synergistic digital predistorter based on a low memory power amplifier for wideband linearization vol.51, pp.6, 2009, https://doi.org/10.1002/mop.24357
  2. A High-Linearity Wideband Power Amplifier With Cascaded Third-Order Analog Predistorters vol.20, pp.2, 2010, https://doi.org/10.1109/LMWC.2009.2038557
  3. A new diode-based curve-fitting predistortion lineariser for GaN power amplifier vol.99, pp.5, 2012, https://doi.org/10.1080/00207217.2011.643495