Journal of the Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회논문지)

The Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회)
권호 표지
DOI QR코드

DOI QR Code

Study on the Electrical Characteristics of the Multi-RESURF SOI LDMOSFET as a Function of Epi-layer Concentration

에피층 농도 변화에 따른 Multi-RESURF SOI LDMOSFET의 전기적 특성 분석

  • 김형우 (한국전기연구원 전력반도체연구그룹) ;
  • 서길수 (한국전기연구원 전력반도체연구그룹) ;
  • 방욱 (한국전기연구원 전력반도체연구그룹) ;
  • 김기현 (한국전기연구원 전력반도체연구그룹) ;
  • 김남균 (한국전기연구원 전력반도체연구그룹)
  • Published : 2006.09.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we analyzed the breakdown voltage and on-resistance of the multi-RESURF SOI LDMOSFET as a function of epi-layer concentration. P-/n-epi layer thickness and doping concentration of the proposed structure are varied from $2{\sim}5{\mu}m\;and\;1\{times}10^{15}/cm^{3}^{\sim}9\{times}10^{15}/cm^{3}$ to find optimum breakdown voltage and on-resistance of the proposed structure. The maximum breakdown voltage of the proposed structure is $224\;V\;at\;R_{on}=0.2{\Omega}-mon^{2}\;with\;P_{epi}=3\{times}10^{15}/cm^{3},\;N_{epi}=7\{times}10^{15}/cm^{3}\;and\;L_{epi}=10{\mu}m$. Characteristics of the device are verified by two-dimensional process simulator ATHENA and device simulator ATLAS.

Keywords

References

  1. B. Murari, F. Bertotti, and G. A. Vignola, Smart Power ICs, New York, springer, 1995
  2. 박훈수, 이영기, '공정 및 설계 변수가 고전압 LDMOSFET의 전기적 특성에 미치는 영향', 전기전자재료학회논문지, 17권, 9호, p. 911, 2004
  3. 문승현, 강이구, 성만영, 김상식, '스마트 파워 IC를 위한 P+ driver 구종의 횡형 트렌치 IGBT', 전기전자재료학회논문지, 14권, 7호, p. 546, 2001
  4. V. Parthasarathy, R. Zhu, W. Peterson, M. Sunino, and R. Baird, 'A 33 V, $0.25 M{\Omega}\;mm^2$ n-channel LDMOS in a 0.65 ${\mu}m$ smart power technology for 20-30 V application', Proc. 10th ISPSD, p. 61, 1998
  5. M. Zitouni, F. Morancho, P. Rossel, H. Tranduc, J. Buxo, and I. Pages, 'A new concept for the lateral DMOS transistor for smart power ICs', Proc, 11th ISPSD, p. 73, 1999
  6. C. Y. Tsai, T. Efland, S. Pendharkar, J. Mitros, A. Tessmer, J. Smith, J. Erdeljac, and L. Hutter, '16-60 V rated LDMOS show advanced performance in an 0.72 ${\mu}m$ evolution BiCMOS power technology', IEDM Tech. Dig., p. 367, 1997
  7. K. Konishita, Y. Kawaguchi, T. Sano, and A. Nakagawa, '20 V LDMOS optimized for high drain current conditions which is better, n-epi or p-epi?', Proc. 11th ISPSD, p. 59, 1999
  8. 강이구, 성만영, '레치업 특성의 개선과 고속스위칭 특성을 위한 다중 게이트 구조의 새로운 LIGBT', 전기전자재료학회논문지, 13권 5호, p. 371, 2000
  9. H.-W. Kim, I.-Y. Park, Y.-I. Choi, and S.-K. Chung, 'Breakdown voltage and on-resistance of the multi-resurf SOI LDMOSFET with recessed source', Physica Scripta T101, p. 18, 2002 https://doi.org/10.1238/Physica.Topical.101a00018
  10. Silvaco TCAD Manuals, ATLAS, ATHENA, Silvaco International Co. USA
  11. Y. Kawaguchi, K. Nakamura, A. Yahata, and A. Nakagawa, 'Predicted electrical characteristics of 4500 V super multi-resurf MOSFET', Proc. 11th ISPSD, p. 95, 1999