References
- M. Hashimoto, H. Onodera, and K. Tamaru, 'A practical gate resizing technique considering glitch reduction for low power design,' presented at Design Automation Conference, 1999 Proceedings. 36th, 1999 https://doi.org/10.1145/309847.309977
- A. Agarwal, K. Chopra, and D. Blaauw, 'Statistical timing based optimization using gate sizing,' presented at Design, Automation and Test in Europe, 2005. Proceedings, 2005 https://doi.org/10.1109/DATE.2005.281
- M. Hashimoto and H. Onodeva, 'Increase in delay uncertainty by performance optimization,' presented at Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, 2001 https://doi.org/10.1109/ISCAS.2001.922064
- X. Bai, C. Visweswariah, P. N. Strenski, and D. J. Hathaway, 'Uncertainty aware circuit optimization,' presented at Design Automation Conference, 2002 Proceedings. 39th, 2002 https://doi.org/10.1145/513918.513935
- E. T. A. F. Jacobs and M. R. C. M. Berkelaar, 'Gate sizing using a statistical delay model,' presented at Design, Automation and Test in Europe Conference and Exhibition 2000 Proceedings, 2000 https://doi.org/10.1145/343647.343782
- S. Raj, S. B. K. Vrudhula, and J. Wang, 'A methodology to improve timing yield in the presence of process variations,' presented at Design Automation Conference, 2004 Proceedings. 41st, 2004 https://doi.org/10.1145/996566.996694
- C. Visweswriah, K. Ravindran, and K. Kalafala, 'First-Order Parameterized Block-Based Statistical Timing Analysis,' presented at TAU' 04, 2004
- A. Devgan and C. Kashyap, 'Block-based static timing analysis with uncertainty,' presented at Computer Aided Design, 2003 ICCAD-2003 International Conference on, 2003 https://doi.org/10.1109/ICCAD.2003.1257873
- F. N. Najm, 'Transition density, a stochastic measure of activity in digital circuits,' presented at Design Automation Conference, 1991 28th ACM/IEEE, 1991 https://doi.org/10.1145/127601.127744
- H. Chang, V. Zolotov, S. Narayan, and C. Visweswariah, 'Parameterized Block-Based Statistical Timing Analysis with Non-Gaussian Parameters, Nonlinear Delay Functions,' presented at DAC 2005, Proceedings, 2005 https://doi.org/10.1145/1065579.1065604
- C. E. Clark, 'The Greatest Of A Finite Set Of Random Variables,' Operations Research, Vol.9, pp. 85-91, 1961 https://doi.org/10.1287/opre.9.2.145
- S. Kim, J. Kim, and S.-Y. Hwang, 'Efficient algorithm for glitch power reduction [CMOS logic circuits],' Electronics Letters, Vol. 35, pp. 1040-1041, 1999 https://doi.org/10.1049/el:19990765
- Y. J. Lim and M. Soma, 'Statistical estimation of delay-dependent switching activities in embedded CMOS combinational circuits,' Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, Vol. 5, pp. 309-319, 1997 https://doi.org/10.1109/92.609874