Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A 14b 100MS/s $3.4mm^2$ 145mW 0.18um CMOS Pipeline A/D Converter

14b 100MS/s $3.4mm^2$ 145mW 0.18un CMOS 파이프라인 A/D 변환기

  • Kim Young-Ju (Dep. of Electronic Engineering, Sogang University) ;
  • Park Yong-Hyun (Dep. of Electronic Engineering, Sogang University) ;
  • Yoo Si-Wook (Dep. of Electronic Engineering, Sogang University) ;
  • Kim Yong-Woo (Dep. of Electronic Engineering, Sogang University) ;
  • Lee Seung-Hoon (Dep. of Electronic Engineering, Sogang University)
  • Published : 2006.05.01
Download PDF
⟨ Previous Next ⟩

Abstract

This work proposes a 14b 100MS/s 0.18um CMOS ADC with optimized resolution, conversion speed, die area, and power dissipation to obtain the performance required in the fourth-generation mobile communication systems. The 3-stage pipeline ADC, whose optimized architecture is analyzed and verified with behavioral model simulations, employs a wide-band low-noise SHA to achieve a 14b level ENOB at the Nyquist input frequency, 3-D fully symmetric layout techniques to minimize capacitor mismatch in two MDACs, and a back-end 6b flash ADC based on open-loop offset sampling and interpolation to obtain 6b accuracy and small chip area at 100MS/s. The prototype ADC implemented in a 0.18um CMOS process shows the measured DNL and INL of maximum 1.03LSB and 5.47LSB, respectively. The ADC demonstrates a maximum SNDR and SFDR of 59dB and 72dB, respectively, and a power consumption of 145mW at 100MS/s and 1.8V. The occupied active die area is $3.4mm^2$.

본 논문에서는 4세대 이동 통신 시스템에서 요구되는 사양을 위해, 해상도, 동작속도, 칩 면적 및 소모 전력을 최적화한 14b 100MS/s 0.18um CMOS ADC를 제안한다. 제안하는 ADC는 동작 모델 시뮬레이션을 통해 최적화된 구조를 분석 및 검증하여 3단 파이프라인 구조로 설계하였으며, Nyquist 입력에서도 14 비트 수준의 유효비트 수를 가지는 광대역 저잡음 SHA 회로를 기반으로 하고, MDAC에 사용되는 커패시터의 소자 부정합에 의한 영향을 최소화하기 위하여 3차원 완전 대칭 구조를 갖는 레이아웃 기법을 적용하였다. 또한, 100MS/s의 동작 속도에서 6 비트의 해상도와 소면적을 필요로 하는 최종단의 flash ADC는 오픈 루프 오프셋 샘플링 및 인터폴레이션 기법을 사용하였다. 제안하는 시제품 ADC는 SMIC 0.18um CMOS 공정으로 제작되었으며, 측정된 DNL과 INL은 14비트 해상도에서 각각 1.03LSB, 5.47LSB 수준을 보이며, 100MS/s의 샘플링 속도에서 SNDR 및 SFDR이 각각 59dB, 72dB의 동적 성능을 보여준다. 시제품 ADC의 칩 면적은 $3.4mm^2$이며 소모 전력은 1.8V 전원전압에서 145mW이다.

Keywords

References

  1. J. Mitola. III, 'Technical challenges in the globalization of software radio,' IEEE Commun. Mag., vol. 33, pp. 84-89, Dec. 1999 https://doi.org/10.1109/35.747254
  2. H. M. Seo, C. G. Woo, and P. Choi, 'Relationship between ADC performance and requirements of digital-IF receiver for WCDMA base-station,' IEEE Trans. Vehic. Tech., vol. 52, no.5, pp. 1398-1408, Sept. 2003 https://doi.org/10.1109/TVT.2003.816621
  3. X. Wang, P. J. Hurst, and S. H. Lewis, 'A 12-bit 20-MS/s pipelined ADC with nested digital background calibration,' in Proc. CICC, Sept. 2003, pp. 409-412 https://doi.org/10.1109/CICC.2003.1249429
  4. K. Nair and R. Harjani, 'A 96dB SFDR 50MS/s digitally enhanced CMOS pipeline A/D converter,' in ISSCC Dig. Tech Papers, Feb. 2004, pp. 456-457 https://doi.org/10.1109/ISSCC.2004.1332791
  5. H. Ploeg, G. Hoogzaad, H. Termeer, M. Vertregt, and R. Roovers, 'A 2.5V 12b 54MSamples/s 0.25um CMOS ADC in $1mm^2$,' in ISSCC Dig. Tech Papers, Feb. 2001, pp. 132-133 https://doi.org/10.1109/ISSCC.2001.912574
  6. A. Shabra and Hae-Seung Lee, 'Oversarnpled pipeline A/D converters with mismatch shaping,' IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 566-578, May 2002 https://doi.org/10.1109/4.997849
  7. L. Singer, S. Ho, M. Timko, and D. Kelly, 'A 12b 65MSample/s CMOS ADC with 82dB SFDR at 120MHz,' in ISSCC Dig. Tech Papers, Feb. 2000, pp. 38-39 https://doi.org/10.1109/ISSCC.2000.839681
  8. B. Murmann and B. E. Boser, 'A 12b 75MS/s pipelined ADC using open-loop residue amplification,' in ISSCC Dig. Tech Papers, Feb. 2003, pp. 328-329 https://doi.org/10.1109/ISSCC.2003.1234320
  9. M. H. Liu, K. C. Huang, W. Y. Ou, T. Y. Su, and S. I. Liu, 'A low voltage-power 13-BIT 16 MSPS CMOS pipelined ADC,' IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 834-836, May 2004 https://doi.org/10.1109/JSSC.2004.826344
  10. S. Y. Chuang and T. L. Sculley, 'A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter,' IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 674-683, June 2002 https://doi.org/10.1109/JSSC.2002.1004571
  11. Y. Chiu, P. R. Gray, and B. Nikolic, 'A 1.8V 14b 10MS/s pipelined ADC in 0.18um CMOS with 99dB SFDR,' in ISSCC Dig. Tech. Papers, Feb. 2004, pp. 458-459 https://doi.org/10.1109/ISSCC.2004.1332792
  12. S. T. Ryu, S. Ray, B. S. Song, G. H. Cho, and K. Bacrania, 'A 14b-Linear capacitor self-trimming pipelined ADC,' in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 464-465 https://doi.org/10.1109/ISSCC.2004.1332795
  13. D. Kelly, W. Yang, I. Mehr, M. Sayuk, and L. Singer, 'A 3V 340 mW 14b 75MSPS ADC with 85dB SFDR at Nyquist,' in ISSCC Dig. Tech Papers, Feb. 2001, pp. 134-135 https://doi.org/10.1109/ISSCC.2001.912575
  14. P. Bogner, F. Kuttner, C. Kropf, T. Hartig, M. Burian, and H. Eul, 'A 14b 100MS/s digitally self-calibrated pipelined ADC in 0.13um CMOS,' in ISSCC Dig. Tech Papers, Feb. 2006, pp. 224-225 https://doi.org/10.1109/ISSCC.2006.1696123
  15. H. C. Liu, Z. M. Lee, and J. T. Tu, 'A 15b 20MS/s CMOS pipelined ADC with digital background calibration,' in ISSCC Dig. Tech Papers, Feb. 2004, pp. 454-455 https://doi.org/10.1109/ISSCC.2004.1332790
  16. E. Siragusa and I. Galton, 'A digitally enhanced 1.8V 15b 40MS/s CMOS pipelined ADC,' in ISSCC Dig. Tech Papers, Feb. 2004, pp. 452-453 https://doi.org/10.1109/ISSCC.2004.1332789
  17. H. C. Liu, Z. M. Lee, and J. T. Wu, 'A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration,' IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1047-1056, May 2005 https://doi.org/10.1109/JSSC.2005.845986
  18. S. H. Lewis, 'Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications,' IEEE Trans. Circuits Syst. II, vol. 39, pp 516-523, Aug. 1992 https://doi.org/10.1109/82.168943
  19. J. S. Lee, S. H. Joo, and S. H. Lee, 'Resolution enhancement techniques for high-speed multistage pipelined ADC's based on a multi-bit multiplying DAC,' IEICE Trans. on Electronics, vol. E84-C, No. 8, pp. 1092-1099, Aug. 2001
  20. A. M. Abo and P. R. Gray, 'A 1.5- V, 10-bit, 14.3-MS/s CMOS pipelined analog-to-digital converter,' IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999 https://doi.org/10.1109/4.760369
  21. S. M. Yoo, J. B. Park, H. S. Yang, H. H. Bae, K. H. Moon, H. J. Park, S. H. Lee, and J. H. Kim, 'A 10b 150MS/s 123mW 0.18um CMOS pipelined ADC,' in ISSCC Dig. Tech Papers, Feb. 2003, pp. 326-327 https://doi.org/10.1109/ISSCC.2003.1234319
  22. H. C. Choi, S. B. You, H. Y. Lee, H. J. Park, and J. W. Kim, 'A calibration-free 3V 16b 500kS/s 6mW 0.5mm2 ADC with 0.13um CMOS,' in Symp. VLSI Circuits Dig. Tech. Papers, June 2004, pp. 76-77
  23. S. M. Yoo, T. H. Oh, J. W. Moon, S. H. Lee, and U. K. Moon, 'A 2.5V 10b 120MSample/s CMOS pipelined ADC with high SFDR, ' in Proc. CICC, May 2002, pp. 441-444
  24. Y. J. Cho and S. H. Lee, 'An 11b 70-MHz 1.2-mm2 49-mW 0.18-um CMOS ADC with on-chip current/voltage references,' IEEE Transactions on Circuit and Systems I, vol. 52, no. 10, pp. 1989-1995, Oct. 2005 https://doi.org/10.1109/TCSI.2005.853251