Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A New Dictionary Mechanism for Efficient Fault Diagnosis

효율적인 고장진단을 위한 딕셔너리 구조 개발

  • Kim Sang-Wook (LG Electronics, System IC Team, SoC Design Group) ;
  • Kim Yong-Joon (School of Electrical and Electronic Engineering, Yonsei University) ;
  • Chun Sung-Hoon (School of Electrical and Electronic Engineering, Yonsei University) ;
  • Kang Sung-Ho (School of Electrical and Electronic Engineering, Yonsei University)
  • 김상욱 (LG 전자 SIC 사업팀 SoC 설계그룹) ;
  • 김용준 (연세대학교 전기전자공학과) ;
  • 전성훈 (연세대학교 전기전자공학과) ;
  • 강성호 (연세대학교 전기전자공학과)
  • Published : 2006.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a fault dictionary for fault locations is considered. The foremost problem in fault diagnosis is the size of the data. As circuits are large, the data for fault diagnosis increase to the point where they are impossible to be stored. The increased information makes it impossible to store the dictionary into storage media. In order to generate the dictionary, j.e. pass-fail dictionary some dictionaries store a portion of the information. The deleted data makes it difficult to diagnose fault models except single stuck-at fault. This paper proposes a new dictionary format. A new format makes a dictionary small size without deleting any informations.

고장 진단은 고장이 빈번히 발생하는 위치를 파악하여 공정상의 문제점을 해결할 수 있도록 하는 매우 유용한 기법이다. 그러나 이 경우 일반적인 고장검출을 위한 것보다 훨씬 많은 고장에 대한 정보가 필요하며, 이는 딕셔너리라고 하는 형태로 저장된다. 이때 집적도가 높은 회로의 경우 고장에 대한 모든 정보를 포함한 딕셔너리를 구성하는 것은 매우 비효율적인 커다란 딕셔너리 크기를 요구하게 되어, 효과적인 딕셔너리 구조가 필요하다. 본 논문에서 제안하는 딕셔너리 구조는 고장에 대한 모든 정보를 포함하면서도 크기가 작은 딕셔너리이며, 이는 단일 고착 고장뿐 아니라 다중 고장의 경우에도 적용이 가능한 효과적인 딕셔너리 구조이다.

Keywords

References

  1. V. Boppana, W. K. Fuchs, 'Fault Dictionary Compaction By Output Sequence Removal', Proceedings of International Conference on Computer-Aided Design, November 6-10, 1994, pp. 576-579
  2. V. Boppana, I.Hartanto, W. K. Fuchs. 'Full Fault Dictionary Storage Based on Labeled Tree Encoding', Proceedings of 14th VLSI test Symposium, May, 1996, pp. 174-179 https://doi.org/10.1109/VTEST.1996.510854
  3. J. A. Waicukauski and E. Lindbloom, 'Failure Diagnosis of Structured VLSI', In IEEE Design & Test of Computers, August, 1989 pp 49 - 60 https://doi.org/10.1109/54.32421
  4. I. Pomeranz and S. M. Reddy, 'On the Generation of Small Dictionaries for Fault Location', Proceedings of IEEE/ ACM International conference on Computer-Aided Design, November 8-12, 1992, pp.272-279 https://doi.org/10.1109/ICCAD.1992.279361
  5. I. Pomeranz, S. M. Reddy, 'On dictionary-based fault location in digital logic circuits', IEEE Transactions on Computers, January, 1997, pp. 48-59 https://doi.org/10.1109/12.559802
  6. S. D. Millman, E. J. McCluskey, and J. M. Acken, 'Diagnosing CMOS bridging faults with stuck-at fault dictionaries' Proceedings of International Test Conference, September 10-14, 1999, pp. 860-870 https://doi.org/10.1109/TEST.1990.114104
  7. B. Chess, D. B. Lavo, F. J. Fergeson and T. Larrabee. 'Diagnosis of realistic bridging faults with single stuck-at information', Proceedings of IEEE/ ACM International Conference on Computer-Aided Design, November 5-9, 1995, pp. 185-192 https://doi.org/10.1109/ICCAD.1995.480011
  8. B. Chess and T. Larrabeee, 'Creating Small Fault Dictionaries', IEEE Transactions on Computer-Aided Design, March, 1999, pp. 346-356 https://doi.org/10.1109/43.748164
  9. F. Brglez and H. Fujiwara, 'A neutral netlist of 10 combinatorial benchmark circuits and a target translator in FORTRAN,' In Int. Symposium on Circuits and Systems, Special Session on A TPG and Fault Simulation, 1985
  10. TetraMaxReference Manual. Release 2004. 12, Synopsys Inc., Mountain View, CA, 2004