References
- E. J. Marinissen, B. Prince, D. Keitel-Schulz, and Y. Zorian, 'Challenges in embedded memory design and test', Proc. in Automation and Test in Europe Conference and Exhibition, Vol. 2, p.727, 2005
- K. Ohsaki, N. Asamoto, and S. Takagaki, 'A single poly EEPROM cell structure for use in standard CMOS processes', IEEE J. Solid-State Circuits, Vol. 29, No.3, p. 311, 1994 https://doi.org/10.1109/4.278354
- 한재천, 나기열, 이성철, 김영석, 'Single-poly EEPROM의 프로그램 특성', 전자공학회논문지, 33권, A편, 2호, p. 131, 1996
- J. Peng, G. Rosendale, M. Fliesler, D. Fong, J, Wang, C. Ng, Z. Liu, and H. Luan, 'A Novel Embedded OTP NVM Using Standard Foundry CMOS Logic Technology', Proc. in NVSMW, p. 24, 2006
- K.-Y. Na and Y.-S. Kim, 'High-performance single polysilicon EEPROM with stacked MIM capacitor', IEEE Electron Device Letters, Vol. 27, No. 4, p. 294, 2006 https://doi.org/10.1109/LED.2006.871838
- T. Letavic, R. Cook, R. Brock, H. Effing, and R. Einerhand, '20 V asymmetric complementary power device implementation within a 0.25 um CMOS technology for power management application', Proc. in ISPSD, p. 367, 2005
-
J. C. Mitros, C. Tsai, H. Shichijo, M. Kunz, A. Morton, D. Goodpaster, D. Mosher, and T. R. Efland, 'High-voltage drain extended MOS transistors for 0.18-
${\mu}m$ logic CMOS process', IEEE Trans. Electron Devices, Vol. 48, No. 8, p. 1751, 2001 https://doi.org/10.1109/16.936703 - STA (Semiconductor Test and Analyzer) User's Manual, ELECS Co., Ltd