DOI QR코드

DOI QR Code

Fabrication of silicon nano-wire MOSFET photodetector for high-sensitivity image sensor

고감도 이미지 센서용 실리콘 나노와이어 MOSFET 광 검출기의 제작

  • Shin, Young-Shik (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Seo, Sang-Ho (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Do, Mi-Young (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Shin, Jang-Kyoo (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Park, Jae-Hyoun (Korea Electronics Technology Institute) ;
  • Kim, Hoon (Korea Electronics Technology Institute)
  • 신영식 (경북대학교 전자전기컴퓨터학부) ;
  • 서상호 (경북대학교 전자전기컴퓨터학부) ;
  • 도미영 (경북대학교 전자전기컴퓨터학부) ;
  • 신장규 (경북대학교 전자전기컴퓨터학부) ;
  • 박재현 (한국전자부품연구원) ;
  • 김훈 (한국전자부품연구원)
  • Published : 2006.01.31

Abstract

We fabricated Si nano-wire MOSFET by using the conventional photolithography with a $1.5{\mu}m$ resolution. Si nano-wire was fabricated by using reactive ion etching (RIE), anisotropic wet etching and thermal oxidation on a silicon-on-insulator (SOI) substrate, and its width is 30 nm. Logarithmic circuit consisting of a NMOSFET and Si nano-wire MOSFET has been constructed for application to high-sensitivity image sensor. Its sensitivity was 1.12 mV/lux. The output voltage swing was 1.386 V.

Keywords

References

  1. J. Kretz, L. Dreeskornfedd, R. Schroter, E, Landgraf, F. Hofmann, and W. Ronsner, 'Realization and characterization of nano-scale FinFET devices', Microelectronic Eng., vol. 73-74, pp. 803-808, 2004
  2. Y. Nagamune, T. Noda, Y. Ohno, Y. Arakawa, H. Sakaki, and M. Watanabe, 'Phototransistor using point contact structures', Jpn. J Appl. Phys., vol. 36, no. 3B, pp. 1955-1957, 1997 https://doi.org/10.1143/JJAP.36.1955
  3. H. Majima, H. Ishikuro, and T. Hiramoto, 'Experimental evidence for quantum mechanical narrow channel effect in ultra-narrow MOSFET's', IEEE Electron Dev. Lett., vol. 21, no. 8, pp. 396-398, 2000 https://doi.org/10.1109/55.852962
  4. W. Zhang, M. Chan, R. Huang, and P. K. Ko, 'High gain gate/body tied NMOSFET photo-detector on SOI Substrate for low power application', SolidState Electronics, vol. 44, pp. 535-540, 2000 https://doi.org/10.1016/S0038-1101(99)00260-9
  5. H. Yamamoto, K. Taniguchi, and C. Hamaguchi, 'High-sensitivity SOI MOS photodetector with self-amplification', Jpn. J Appl. Phys., vol. 35, no. 2B, pp. 1382-1386, 1996 https://doi.org/10.1143/JJAP.35.1382
  6. H. Zimmermann, 'Integrated high-speed, high-sen-sitivity photodiodes and optoelectronic integrated circuits', Sensors and Mater., vol. 13, no. 4, pp. 189-206, 2001
  7. J-H Park, et al., 'Active pixel active pixel sensor using a PMOSFET photodetector', Jpn. J. Appl. Phys., vol. 44, no. 1, 2004
  8. M. Je, S. Han, I. Kim, and H. Shin, 'A silicon quantum wire transistor with one-dimensional subband effects', Solid-State Electronics, vo. 44, pp. 2207-2212, 2000 https://doi.org/10.1016/S0038-1101(00)00191-X
  9. I-S Wang, et al., 'Quatnurn wire SOI MOSFET with sub-band effects using conventional photolithography and its application to photodetector', J Kor. Phys. Soc., vol. 45, no. 5, pp. 1347-1351, 2004
  10. 서상호, 박재현, 이준규, 왕인수, 신장규, 조영창, 김훈, '고감도 능동픽셀센서를 위한 PMOSFET 광검출기의 특성', 센서학회지, 제12권, 제4호, pp. 149-155, 2003 https://doi.org/10.5369/JSST.2003.12.4.149
  11. 윤형준, 박재현, 서상호, 이성호, 도미영, 최 평, 신장규, '전자식 셔터와 A/D 변환기가 내장된 CMOS 능동 픽셀 센서', 센서학회지, 제14권, 제4호, pp. 272-277, 2005 https://doi.org/10.5369/JSST.2005.14.4.272
  12. 이준규, 박재현, 서상호, 왕인수, 신장규, 김훈, 'Photolithography를 이용한 sub-10 nm 실리콘 세선 제작', 한국센서학회 종합학술대회 논문집, pp. 316-319, 2002
  13. Y. Nagamune, T. Noda, Y. Ohno, Y. Arakawa, H. Sakaki, and M. Watanabe, 'Phototransistor using point contact structures', Jpn. J. Appl. Phys., vol, 36, no. 3B, pp. 1955-1957, 1997 https://doi.org/10.1143/JJAP.36.1955
  14. H. Heidemeyer, C. Single, F. Zhou, F. E. Prins, D.P. Kerns, D. P. Kern, and E. Plies, 'Self-limiting and pattern dependent oxidation of silicon dots fabricated on silicon-on-insulator material', J Appl. Phys., vol. 87, no. 9, pp. 4580-4585, 2000 https://doi.org/10.1063/1.373105
  15. Chiang, T. K., 'A new scaling theory for fully-depleted SOI double-gate MOSFET's: including effective conducting path effect(ECPE)', vol. 49, no. 3, pp. 317-322, 2005 https://doi.org/10.1016/j.sse.2004.10.008
  16. Lim, T. C. and Alastair Armstrong, G., 'Parameter sensitivity for optical design of 65 nm node double gate SOI transistors', Solid State Electronics, vol. 49, no. 6, pp. 1034-1043, 2005 https://doi.org/10.1016/j.sse.2005.03.023
  17. Y-C Shih and C-Y Wu, 'A new CMOS pixel structure for low-dark-current and large-array-size still imager applications', vol. 51, pp. 2204-2214, 2004