이동통신 향 동영상압축을 위한 고집적 저전력 움직임 추정기

Highly Integrated Low-Power Motion Estimation Processor for Mobile Video Coding Applications

  • 박현상 (공주대학교 전기전자공학부)
  • Park Hyun Sang (Division of Electronic and Electrical Engineering School of Engineering Kongju National University)
  • 발행 : 2005.03.01

초록

SoC 환경에서 효과적인 동영상 압축을 지원하기 위한 고집적 움직임 추정기를 제안한다. MPEG-4나 H.263과 같은 이동통신 향동영상압축 표준을 사용할 때, 움직임 보상, 모드 결정, 움직임 벡터 예측 및 차분 벡터 계산 등과 같은 기능은 MCU의 잦은 처리를 필요로 한다. 그러나. 제안한 움직임 추정기는 이러한 기능을 집적함으로써, 동영상 압축을 위한 MCU의 간섭을 최소로 하는 SoC 개발을 가능하게 한다. 또한 제안한 움직임 추정기는 움직임이 없는 배경에 대해서는 움직임 추정을 생략하거나 모드 결정을 통해서 INTRA 모드일 경우 반화소 단위 움직임 추정을 회피하는 기능을 구현함으로써 저전력 소모를 실현한다.

We propose a highly Integrated motion estimation processor (MEP) for efficient video compression in an SoC platform. When compressing video by the standards like MPEG-4 and H.263, the macroblock related functions motion compensation. mode decision, motion vector prediction, and motion vector difference calculation require the frequent intervention of MCU. Thus the proposed MEP incorporates those functions with the motion estimation capability to reduce the number of interrupts to MCU, which can lead to a highly efficient SoC system. For low-power consumption, the proposed MEP can prevent the temporally static area from motion estimation or can skip the half-pel motion estimation for those macroblocks whose modes are decided as INTRA.

키워드

참고문헌

  1. J. L. MitchelL W. B. Pennebaker. and D. J. LeGall. MPEG Video Compression Standard. Kluwer Academic Publishers. London. 1996
  2. Draft ITU-T Recommendation H.263. 'Video Coding for Low Bitrate Communication.' Mar. 1996
  3. Draft IS0/lEC MPEG-4 Video Verification Model Ver. 6.0. 'Coding of Moving Pictures and Associated Audio Information,' Feb. 1996
  4. P. Kuhn. Algorithms. Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation. Kluwer Academic Publishers. London. 1999
  5. P. Pirsch. N. Demassieux. and W. Gehrke. 'VLSI Architectures for Video Compression A Survey,' Proceedings of IEEE. pp. 220-246. Vol. 83. No.2. Feb. 1995 https://doi.org/10.1109/5.364465
  6. S. Furber. ARM System-on-Chip Architecture. Addison Wesley Longman, 2000
  7. S. Y. Chao S. H. Park. S. W. Kim. Y. C. Kim. S. W. Jeong. B. Y. Chung. H. L. Roh. C. H. Lee. H. M. Lee. H. M. Yang. S. H. Kwak. and M. K. Lee. 'CalmRlSC$^{}$ TM/-32: a 32-bit low-power MCU core'. Proceedings of the Second IEEE Asia Pacific Conference on ASIC. pp. 285-289. 2000
  8. K. W. Lim and J. B. Ra. 'Improved Hierarchical Search Block Matching Algorithm by Using Multiple Motion Vector Candidates,' lEE Electronics Letters. pp. 1771-1772. Oct. 1997
  9. K. M. Yang. M. T. Sun. and L. Wu. 'A Family of VLSI Designs for the Motion Compensation Block Matching Algorithm' IEEE Trans. Circuits Syst. Video Technol., Vol. 36. No. 10. pp. 1317-1325, Oct. 1989 https://doi.org/10.1109/31.44348
  10. J, H, Lee, S. D. Kim, S. K. Jang, and J. B. Ra, 'A New VLSI Architecture of a Hierarchical Motion Estimator for Low Bit-Rate Video Coding,' Proc. IEEE lCIP, Vol. 2, pp. 774-778. Kobe, Japan, 1999