DOI QR코드

DOI QR Code

구리 CMP 공정변수 최적화를 위한 실험계획법(DOE) 연구

A Study on DOE Method to Optimize the Process Parameters for Cu CMP

  • 최민호 (중앙대학교 전자전기공학부) ;
  • 김남훈 (중앙대학교 전자전기공학부) ;
  • 김상용 (중앙대학교 전자전기공학부) ;
  • 장의구 (중앙대학교 전자전기공학부)
  • 발행 : 2005.01.01

초록

Chemical mechanical polishing (CMP) has been widely accepted for the global planarization of multi-layer structures in semiconductor manufacturing. Copper has been the candidate metallization material for ultra-large scale integrated circuits (ULSIs), owing to its excellent electro-migration resistance and low electrical resistance. However, it still has various problems in copper CMP process. Thus, it is important to understand the effect of the process variables such as turntable speed, head speed, down force and back pressure are very important parameters that must be carefully formulated in order to achieve desired the removal rates and non-uniformity. Using a design of experiment (DOE) approach, this study was performed investigating the main effect of the variables and the interaction between the various parameters during CMP. A better understanding of the interaction behavior between the various parameters and the effect on removal rate, non-uniformity and ETC (edge to center) is achieved by using the statistical analysis techniques. In the experimental tests, the optimum parameters which were derived from the statistical analysis could be found for higher removal rate and lower non-uniformity through the above DOE results.

키워드

참고문헌

  1. P. Modak, P. Monteith, and N. Parekh, 'Components of Within-wafer Non-uniformity in a Dielectric CMP Process', CMP-MIC proceeding, p. 169, 1997
  2. S. P. Murarka, 'Metallization Theory and Practice for VLSI and ULSI', Butterworth Heinimann, p. 100, 1993
  3. 서용진, 김상용, 김태형, 김창일, 이우선, 장의구, 'CMP공정에 기인하는 소자특성의 열화를 방지하기 위한 PMD 구조에 대한 연구', 전기전자재료학회논문지, 12권, 2호, p. 111, 1999
  4. 정소영, 김상용, 서용진, 'PMD (Pre-metal Dielectric) 선형 질화막 공정의 최적화에 대한 연구', 전기전자재료학회논문지, 14권, 10 호, p. 779, 2001
  5. S. R. Wilson, C. J. Tracy, and J. L. Freeman, 'Handbook of Multilevel Metallization for Integrated Circuits', Noyes Publications, p. 158, 1993
  6. 이경진, 김상용, 서용진, '반경험적인 실험설계기법을 이용한 CMP 공정 변수의 최적화', 전기전자재료학회논문지, 15권, 11호, p. 939, 2002
  7. S. W. Park, C. B. Kim, S. Y. Kim, and Y. J. Seo, 'Design of experimental optimization for ULSI CMP process application', Microelectronic Engineering, Vol. 66, Iss. 1-4, p. 488, 2003 https://doi.org/10.1016/S0167-9317(03)00016-9
  8. J. M. Strigerwald, S. P. Murarka, and R. J. Gutmann, 'Chemical Mechanical Planarization of Microelectronic Materials', John Wiley & Sons, Inc., p. 49, 1997
  9. C. T. Nguyen, A. Hu, and X. Zhang, 'Application of selective epitaxial silicon and chemi-mechanical polishing to bipolar transistor', IEEE Transactions on Electron Device., Vol. 41, No. 12, p. 2343, 1994
  10. 김상용, 서용진, 김태형, 이우선, 김창일, 장의구, 'Chemical Mechanical Polishing (CMP) 공정을 이용한 Mutilevel Metal 구조의 광역 평탄화에 관한 연구', 전기전자재료학회논문지 ,11권, 12호, p. 1084, 1998

피인용 문헌

  1. Statistical Analysis on Process Variables in Linear Roll-CMP vol.30, pp.3, 2014, https://doi.org/10.9725/kstle.2014.30.3.139