Journal of the Institute of Electronics Engineers of Korea TC (대한전자공학회논문지TC)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A 10-Bit 210MHz CMOS D/A Converter

WLAN용 10bit 210MHz CMOS D/A 변환기 설계

  • Published : 2005.11.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes a 10-bit 210MHz CMOS current-mode Digital-to-Analog Converter (DAC) consisting of 6 bit MSB current cell matrix Sub-DAC, 2 bit mSB unary current source Sub-DAC, and 2 bit LSB binary weighting Sub-DAC for Wireless LAN application. A new deglitch circuit is proposed to control a crossing point of signals and minimize a glitch energy. The proposed 10-bit CMOS current mode DAC was designed by a $0.35{\mu}m$ CMOS double-poly four-metal technology rate of 210MHz, DNL/INL of ${\pm}0.7LSB/{\pm}1.1LSB$, a glitch energy of $76pV{\cdot}sec$, a SNR of 50dB, a SFDR of 53dB at 200MHz sampling clock and power dissipation of 83mW at 3.3V

본 논문은 WLAN에 이용되는 상위 6비트 온도계 코드의 전류원 셀 매트릭스와 중간 2비트 온도계 코드의 전류원, 그리고 하위 2비트 이진 가중치 코드의 서브 블록으로 구성된 10비트 210MHz의 CMOS 전류구동 디지털-아날로그 데이터 변환기(DAC)을 설계하였다. 제안된 새로운 글리치 억제회로는 입력된 신호의 교차되는 위치를 조절함으로써, 글리치 에너지를 최소화하도록 설계하였다. 또한 제안된 10비트 DAC는 CMOS $0.35{\mu}m$ 2-poly 4-metal 공정을 이용하여 설계하였으며, 유효 칩 면적은 5mm2이다. 제안된 10비트 DAC 칩의 측정결과, 변환속도는 210MHz, DNL/INL은 각각 ${\pm}0.7LSB/{\pm}1.1LSB$이며, 글리치 에너지는 $76pV{\cdot}sec$이고, SNR은 50dB, SFDR은 53dB((a)200MHz), 전력소비는 83mW((a)3.3V)로 측정되었다.

Keywords

References

  1. Ki-Hong Ryu, Sung Young Park and Kwang Sub Yoon, 'A 3.3V 12-Bit High-Speed Current Cell Matrix CMOS DAC,' J. Korean Phys. Soc, vol.39, No.1, pp. 127-131, July, 2001
  2. A. Van den Bosch, Marc A. F. Borrenmans, M. Steyaert and W. Sansen, 'A 10bit 1GSample/s Nyquist Current Steering CMOS D/A Converter,' IEEE J. Solid-State Circuits, vol.36, No.3, pp.315-324, Mar, 2001 https://doi.org/10.1109/4.910469
  3. Yijun Zhou and jiren Yuan, 'An 8-Bit 100-MHz Low Glitch Interpolation DAC,' ISCAS, vol.4, pp.116-119, May, 2001 https://doi.org/10.1109/ISCAS.2001.922184
  4. Jussi Pirkkalaniemi,Mikko Waltari, Marko Kosunen, Lauri Srnanen and Kari Halonen, 'A 14-bit, 40MS/s DAC with Current Mode Deglitcher,' ISCAS, vol.1, pp.I-121-I-124, 2002 https://doi.org/10.1109/ISCAS.2002.1009792
  5. Behzad Razavi, Principles of Data Conversion System Design, IEEE PRESS 1995
  6. M. Pelgrom, A. Duinmaijer, and A. Welbers, 'Matching Properties of MOS Transistors,' IEEE J. Solid-State Circuits, vol.24, No.5 pp. 1433-1440, Oct. 1989 https://doi.org/10.1109/JSSC.1989.572629
  7. A. Van den Vosch, M. Steyaer, and W. Sansen, 'The Extraction of Transistor Misnatch Parameter : The CMOS Current-Steering D/A Converter as a Test Structure,' ISCAS, vol.2, pp.II745-II748, 2000
  8. Ji Hyun Kim and Kwang Sub Yoon, 'An 8-bit CMOS 3.3-V 65MHz Digital to Analog Converter with a Symmetric Two-stage Current Cell Matrix Architecture' IEEE Transaction on circuits and Systems II, vol 45. Dec. 1998 https://doi.org/10.1109/82.746683
  9. Sung Yong Park, Hyun Ho Cho and Kwang Sub Yoon, 'A 3.3V-110MHz 10-Bit CMOS Current-Mode DAC,' 2002 IEEE Asia Pacific Conference on ASIC Proceeding, pp. 173-173, 2002 https://doi.org/10.1109/APASIC.2002.1031560