DOI QR코드

DOI QR Code

A Stacked Polusilicon Structure by Nitridation in N2 Atmosphere for Nano-scale CMOSFETs

나노 CMOS 소자 적용을 위한 질소 분위기에서 형성된 질화막을 이용한 폴리실리콘 적층 구조

  • Published : 2005.11.01

Abstract

A new fabrication method is proposed to form the stacked polysilicon gate by nitridation in $N_2$ atmosphere using conventional LP-CVD system. Two step stacked layers with an amorphous layer on top of a polycrystalline layer as well as three step stacked layers with polycrystalline films were fabricated using the proposed method. SIMS profile showed that the proposed method would successfully create the nitrogen-rich layers between the stacked polysilicon layers, thus resulting in effective retardation of dopant diffusion. It was observed that the dopants in stacked films were piled-up at the interface. TEM image also showed clear distinction of stacked layers, their plane grain size and grain mismatch at interface layers. Therefore, the number of stacked polysilicon layers with different crystalline structures, interface position and crystal phase can be easily controlled to improve the device performance and reliability without any negative effects in nano-scale CMOSFETs.

Keywords

References

  1. S. L. Wu, C. L. Lee, T. F. Lei, J. F. Chen, and L. J. Chen, 'Suppression of the boron penetration induced $Si/SiO_2$ interface degradation by using a stacked-amorphous-silicon film as the gate structure for pMOSFET', IEEE Electron Device Lett., Vol. 15, No.5, p. 160, 1994
  2. Y. H. Lin, C. S. Lai, C. L. Lee, T. F. Lei, and T. S. Chao, 'Nitridation of the stacked poly-Si gate to suppress the boron penetration in pMOS', IEEE Electron Device Lett., Vol. 16, No.6, p. 248, 1995
  3. S. H. Park, Y. G. Kim, H. H. Ji, H. D. Lee, J. S. Kim, S. H. Baek, H. Chang, J. H. Lee, K. C. Kim, B. S. Song, H. K. Bae, M. O. Kim, H. S. Lee, Y. S. Kang, and D. B. Kim, 'Gate engineering to prevent nMOS dopant channeling for nanoscale CMOSFET technology', Jpn. J. Appl. Phys., Vol. 43, No. 4B, p. 1709, 2004
  4. T. Aoyama, K. Suzuki, H. Tashiro, Y. Tada, H. Arimoto, and K. Horiuchi, 'Flatband voltage shift in PMOS devices caused by carrier activation in $p^+$-polycrystalline silicon and by boron penetration', IEEE Trans. Electron Device, Vol. 49, No.3, p. 473, 2002
  5. W. J. Ho and H. S. Kim, 'Method of forming a polysilicon layer', US Patent, 6,234,567, 2002
  6. E. P. Gusev, H. C. Lu, E. L. Garfunkel, T. Gustafsson, and M. L. Green, 'Growth and characterization of ultrathin nitrided silicon oxide films', IBM J. Res. Develop., Vol. 43, No.3, p. 265, 1999