DOI QR코드

DOI QR Code

Analysis of PMOS Capacitor with Thermally Robust Molybdenium Gate

열적으로 강인한 Molybdenium 게이트-PMOS Capacitor의 분석

  • 이정민 (한국항공대하교 항공전자공학과) ;
  • 서현상 (한국항공대하교 항공전자공학과) ;
  • 홍신남 (한국항공대하교 항공전자공학과)
  • Published : 2005.07.01

Abstract

In this paper, we report the properties of Mo metal employed as PMOS gate electrode. Mo on $SiO_2$ was observed to be stable up to $900^{\circ}C$ by analyzing the Interface with XRD. C-V measurement was performed on the fabricated MOS capacitor with Mo Bate on $SiO_2$. The stability of EOT and work-function was verified by comparing the C-V curves measured before and after annealing at 600, 700, 800, and $900^{\circ}C$. C-V hysteresis curve was performed to identify the effect of fired charge. Gate-injection and substrate-injection of carrier were performed to study the characteristics of $Mo-SiO_2$ and $SiO_2-Si$ interface. Sheet resistance of Mo metal gate obtained from 4-point probe was less than $10\;\Omega\Box$ that was much lower than that of polysilicon.

Keywords

References

  1. C. H. Choi, P. R. Chidambaram, R. Khamankar, C. F. Machala, Z. Yu, and R. W. Dutton, 'Dopant profile and gate geometric effects on polysilicon gate depletion in scaled MOS', IEEE Trans. on Electron Dev., Vol. 49, No.7, p. 1227, 2002
  2. H. Zhong, S. N. Hong, Y. S. Suh, H. Lazar, G. Heuss, and V. Misra, 'Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices', IEDM, p. 467, 2001
  3. H. Iwai and S. I. Ohmi, 'Problems and solutions for downsizing CMOS below 0.1 ${\mu}$m', ICE2000 Proc., p. 11, 2000
  4. Y. C. Yeo, T. J. King, and C. Hu, 'Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology', J. Appl. Phys., Vol. 92, No. 12, p. 15, 2002
  5. V. Misra, G. P. Heuss, and H. Zhong 'Use of metal-oxide-semiconductor capacitors to detect interactions of Hf and Zr gate electrodes with $SiO_2$ and $ZrO_2$', Appl. Phys, Lett., Vol. 78, No. 26, p. 4166, 2001
  6. R. Lin, Q. Lu, P. Ranade, T. J. King, and C. Bu, 'An adjustable work function technology using Mo gate for CMOS devies', IEEE Electron Device Lett., Vol. 23, No.1, p. 49, 2002
  7. Q. Lu, Y. C. Yeo, P. Ranade, H. Takeuchi, R. I. King, and C. Hu, 'Dual-metal gate technology for deep-submicron CMOS transisters', Symposium on VLSI Technology , Digest of Technical Papers, p. 72, 2000
  8. Y. S. Suh, G. Heuss, H. Zhong, S. N. Hong, and V. Misra, 'Electrical characteristics of TaSixNy gate electrodes', Symposium on VLSI Technology Digest of Technical Papers, p, 47, 2001
  9. J. R. Hauser et al, 'SRC working paper', 1997
  10. G. D. Wilk, R. M. Wallace, and J. M. Anthony 'High-k gate dielectrics: Current status and materials properties considerations', Applied Physics Review, Vol. 89, No. 10, p. 5243, 2001
  11. W. Y. Loh, B. J. Cho, and M. S. Joo, 'Analysis of trapping and breakdown mechanism in High-k dielectrics with metal gate electrode using carrier separation', IEDM, p. 927, 2003
  12. H. Y. Yu, H. F. Lim, and J. H. Chen 'Robust HfN metal gate electrode for advanced MOS devices pplication', Symposium on VLSI Technology Degest of Technical Papers, p. 151, 2003