References
- C. J. Kang, D. Jeon, and Y. Kuk, 'Channel length effect in a MOSFET structure by scanning capacitance mieroscopuy,' Surface Scince, vol. 544, iss. 1, pp. 87-92,Oct. 2003 https://doi.org/10.1016/j.susc.2003.08.017
- R. J. Luyken, T. Schulz, J. Hartwich, L. Dreeskornfeld, M. Stadele, and W. Rosner, 'Design Considerations for Fully Depleted SOI Transistors in the 25-50 nmregime,' Solid-State Electronics, vol. 47, no. 7, pp. 1199-1204, July 2003 https://doi.org/10.1016/S0038-1101(03)00038-8
- Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. Cambridge, MA: Cambridge Univ. Press, pp. 30-45, 1998
- Y. Taur, 'MOSFET channel length extraction and interpretation,' IEEE Trans. Electron Devices, vol. 47, pp. 160-170, Jan. 2000 https://doi.org/10.1109/16.817582
- S. D. Kim, C. M. Park, and J. Woo, 'Advanced Model and Analysis for Series Resistance in Sub-100nm CMOS including Poly-depletion and overlap doping gradient effect,' in Proc. IEDM '00, pp. 723-726, 2000
- K. K. Ng and W. T. Lynch, 'Analysis of the gatevoltage-dependent series resistance of MOSFETs,' IEEE Trans. Electron Devices, vol. 33, pp. 965-972, July 1986 https://doi.org/10.1109/T-ED.1986.22602
- M. Y. Kwong, C. H. Choi, R. Kasnavi, P. Griffin, and R. Dutton, 'Series Resistance Calculation for Source/Drain Extension Regions Using 2-D Device Simulation,' IEEE Trans. Electron Devices, vol. 49, no. 7, July 2002
- P. Degond and A. Ayyadi. 'A Coupled Schrodinger Drift-Diffusion Model for Quantum Semiconductor Device Simulations,' Journal of Computational Physics, vol. 181, pp. 222-228, 2002 https://doi.org/10.1006/jcph.2002.7122
- J. H. Lee, K. D. Lee, K. H. Lee, T. K. Kim, Y. K. Park, and J. T. Kong, 'Systematic Global Calibration of a Process Simulator,' in Proc. MSM2000, 2000, pp. 121-125
- A. Magna, P. Alippi, L. Colombo, and M. Strobel, 'Atomic scale computer aided design for novel semiconductor devices,' Computational Materials Science, vol. 27, iss. 1, pp. 10-15, Mar. 2003 https://doi.org/10.1016/S0927-0256(02)00418-4
- J. O. Borland, 'Low Temperature Shallow Junction Formation for 70nm Technology Node and Beyond,' in Proc. Mat. Res. Soc. Symp, pp. 1-8, 2002
- International Technology Roadmap for Semiconductors, SEMATECH, Austin, TX, 2001
- B. S. Kim, H. U. Jeong and H. W. Lee, 'Effects of Tungsten Size and Nickel Addition in DC acr Resistance of Cu-W Electrode,' KIEE Int. Trans. On EA, Vol.4-C, No.2, pp. 68-72, 2003
- C.M. Osburn and K.R. Bellur, 'Low parasitic resistance contacts for scaled ULSI devices,' Thin Solid Films, vol. 332, pp. 428-436, 1998 https://doi.org/10.1016/S0040-6090(98)01046-3
- T. H. Gil, H. S. Kim and Y. S. Kim, 'Characteristics of Ni/SiC Schottky Diodes Grown by ICP-CVD,'KIEE Int. Trans. On EA, Vol.4-C, No.3, pp. 111-116, 2004
- Y. M. Kim, I. S. Yu and J. H. Lee, 'Fabrication and Characterization of Silicon Probe Tip for Vertical Probe Card Using MEMS Technology,' KIEE Int. Trans. On EA, Vol.4-C, No.4, pp. 149-154, 2004
- S. H. Woo and H. S. Lee, 'Characteristics of Electron Beam Extraction in Large Area Electron Beam Generator,' KIEE Int. Trans. On EA, Vol.4-C, No.1, pp. 10-14, 2004