참고문헌
- K. Keutzer, S. Malik, R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, 'System-level design: Orthogonalization of concerns and platform-based design,' IEEE Trans. Computer-Aided Design, vol.19, pp. 1523-1543, Dec, 2000 https://doi.org/10.1109/43.898830
- S. Kim, C. Im, and S. Ha, 'Schedule-aware performance estimation of communication architecture for efficient design space exploration,' in Proc. Intl.Conf. Hardware/Software Codesign and System Synthesis, pp. 195-200, Oct. 2003 https://doi.org/10.1145/944645.944697
- P. Lieverse, P. van der Wolf, E. Deprettere, and K. Vissers, 'A methodology for architecture exploration of heterogeneous signal processing systems,' in Proc. IEEE Workshop Signal Processing Systems, pp. 181-190, Oct, 1999 https://doi.org/10.1109/SIPS.1999.822323
- J. A. Rowson and A. Sangiovanni-Vincentelli, 'Interface based design,' in Proc. Intl. Conf. Design Automation, pp. 178-183, Jun, 1997 https://doi.org/10.1145/266021.266060
- K. Lahiri, A. Raghunathan, and S. Dey, 'System-level performance analysis for designing system-on-chip communication architecture,' IEEE Trans. Computer-Aided Design, vol.20, pp. 768-783, Jun, 2001 https://doi.org/10.1109/43.924830
- M. Gasteier, M. Munch, and M. Glensner, 'Generation of interconnect topologies for communication synthesis,' in Proc. Intl. Conf. Design Automation and Test in Europe, pp. 36-43, Feb, 1998 https://doi.org/10.1109/DATE.1998.655834
- S. Meftali, F. Gharsalli, F. Rousseau, and A. A. Jerraya, 'An optimal memory allocation for application-specific multiprocessor system-on-chip,' in Proc. Intl. Symp. System Synthesis, pp. 19-24, Oct, 2001
- K. Lahiri, A. Raghunathan, and S. Dey, 'Efficient exploration of the SoC communication architecture design space,' in Proc. Intl. Conf. Computer Aided Design, pp. 424-430, Nov, 2000 https://doi.org/10.1109/ICCAD.2000.896509
- S. Kim, C. Im, and S. Ha, 'Efficient exploration of on-chip communication architecture and memory allocation,' in Proc. Intl. Conf. Hardware/Software Codesign and System Synthesis, pp. 248-253, Sep.2004 https://doi.org/10.1145/1016720.1016779
- C. Liu and J. Layland, 'Scheduling algorithms for multiprogramming in a hard real-time environment,' Journal of ACM, vol.20, pp. 26-61, Jan. 1973 https://doi.org/10.1145/321738.321743
- N. Audsley, A. Burns, M. Richardson, and A. Wellings, 'Hard real-time scheduling: The deadlinemonotonic approach,' In Proc. IEEE Workshop Real-Time Operating Systems and Software, pp.133-137, May 1991