The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

FPGA-based One-Chip Architecture and Design of Real-time Video CODEC with Embedded Blind Watermarking

블라인드 워터마킹을 내장한 실시간 비디오 코덱의 FPGA기반 단일 칩 구조 및 설계

  • 서영호 (광운대학교 전자재료공학과 Digital Design ＆ Test Lab.) ;
  • 김대경 (한양대학교 응용수학) ;
  • 유지상 (광운대학교 전자공학) ;
  • 김동욱 (광운대학교 전자재료공학과 Digital Design ＆ Test Lab.)
  • Published : 2004.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we proposed a hardware(H/W) structure which can compress and recontruct the input image in real time operation and implemented it into a FPGA platform using VHDL(VHSIC Hardware Description Language). All the image processing element to process both compression and reconstruction in a FPGA were considered each of them was mapped into H/W with the efficient structure for FPGA. We used the DWT(discrete wavelet transform) which transforms the data from spatial domain to the frequency domain, because use considered the motion JPEG2000 as the application. The implemented H/W is separated to both the data path part and the control part. The data path part consisted of the image processing blocks and the data processing blocks. The image processing blocks consisted of the DWT Kernel fur the filtering by DWT, Quantizer/Huffman Encoder, Inverse Adder/Buffer for adding the low frequency coefficient to the high frequency one in the inverse DWT operation, and Huffman Decoder. Also there existed the interface blocks for communicating with the external application environments and the timing blocks for buffering between the internal blocks The global operations of the designed H/W are the image compression and the reconstruction, and it is operated by the unit of a field synchronized with the A/D converter. The implemented H/W used the 69%(16980) LAB(Logic Array Block) and 9%(28352) ESB(Embedded System Block) in the APEX20KC EP20K600CB652-7 FPGA chip of ALTERA, and stably operated in the 70MHz clock frequency. So we verified the real time operation of 60 fields/sec(30 frames/sec).

본 논문에서는 입력 영상을 실시간으로 압축 및 복원할 수 있는 하드웨어(hardware, H/W)의 구조를 제안하고 처리되는 영상의 보안 및 보호를 위한 워터마킹 기법(watermarking)을 제안하여 H/W로 내장하고자 한다. 영상압축과 복원과정을 하나의 FPGA 칩 내에서 처리할 수 있도록 요구되는 모든 영상처리 요소를 고려하였고 VHDL(VHSIC Hardware Description Language)을 사용하여 각각을 효율적인 구조의 H/W로 사상하였다. 필터링과 양자화 과정을 거친 다음에 워터마킹을 수행하여 최소의 화질 감소를 가지고 양자화 과정에 의해 워터마크의 소실이 없으면서 실시간으로 동작이 가능하도록 하였다. 구현된 하드웨어는 크게 데이터 패스부(data path part)와 제어부(Main Controller, Memory Controller)로 구분되고 데이터 패스부는 영상처리 블록과 데이터처리 블록으로 나누어진다. H/W 구현을 위해 알고리즘의 기능적인 간략화를 고려하여 H/W의 구조에 반영하였다. 동작은 크게 영상의 압축과 복원과정으로 구분되고 영상의 압축 시 대기지연 시간 없이 워터마킹이 수행되며 전체 동작은 A/D 변환기에 동기하여 필드단위의 동작을 수행한다. 구현된 H/W는 APEX20KC EP20K600CB652-7 FPGA 칩에서 69%(16980개)의 LAB(Logic Array Block)와 9%(28352개)의 ESB(Embedded System Block)을 사용하였고 최대 약 82MHz의 클록주파수에서 안정적으로 동작할 수 있어 초당 67필드(33 프레임)의 영상에 대해 워터마킹과 압축을 실시간으로 수행할 수 있었다.

Keywords

References

  1. IEEE Int'l Conf. fo Communications Computers and Signal Processing A New Architecture for the 2-D Discrete Wavelet Transfrom Trieu-Kien Truong(et al.)
  2. IEEE Trans. on Consumer Electronics v.45 no.1 Design of an Efficient VLSI Architecture for 2-D Discrete Wavelt Transform Chu Yu;Sao-Jie Chen https://doi.org/10.1109/30.754428
  3. IEEE ISCAS'98 v.5 A VLSI Architecture Design with Lower Hardware Cost and Less Memory for Separable 2-D Discrete Wavelet Transform Ming-Haw Sheu;Ming-Der Shieh;Sheng-Wet Liu
  4. IEEE Trans.on Circuits and Systems-Ⅱ: Analog and Digital Signal Processing v.42 no.5 BSLI Architscture for the Discrete Wavelet Transform Mohan Vishiwanath;Robert Michael;Mary Jane Irwin https://doi.org/10.1109/82.386170
  5. IEEE Proc. of Midwest Symp.on Circuits and Systems v.2 A Scalable Systolic Array Architecture for 2-D Discrete Wavelet Transforms Jijin Chen;Magdy A. Bayoumi
  6. IEEE Int'l Conf.of VLSI Design Scalable Pipelined Micro-Architecture for Wavelt Transform Kolin Paul;D Roy Chowdhury;P.Pal Chaudhuri
  7. IEEE Proc. on ICASSP v.6 Wavelet Packet Transform for System-on-Chip Application Shahid Masud;John V. McCanny
  8. IEEE Conf. of Signals, Systems and Computers FPGA Implementation of 2D Wavelet Transform Ali M. Reza;Robert D. Turney
  9. IEEE Trans. Circuits syst. Video Technol v.12 no.8 A scalable and programmable architenture for 2-D DWT decoding M.Ravasi;L.Tenze;M. Mattavelli
  10. ISO/IEC JTCI/SC29 WGI JPEG 2000 Part I Fina11191 Draft International Standard Martin Boliek(et al.)
  11. ICIP 2000, Special session on WM Robustness of a Blind Image Watermarking Scheme Joachim J. Eggers;Jonathan K. Su;Bernd Girod
  12. IEEE Transaction on Information Theory v.47 no.4 Quantization Index Modulation : A Class of Provably Good Methods for Digital Watermarking and Information Embedding Brian Chen;Gregory W. Wornell https://doi.org/10.1109/18.923725
  13. Multimedia and Expo, 2002. Proceedings.2002 IEEE International Conference on v.1 Towards real-tme video watermarking for system-on-chip Petitjean, G;Dugelay, A.;Gabriele, S.;Rey, C.;Nicolai, J.
  14. Consumer Electronics,2000. ICCE.2000 Digest of Technical Papers. International Conference on VLSI desing of an efficient embeded zerotree wavelet coder with function of digital watermarking Shen-Fu Hsiao;Yor-Chin Tai;Kai-Hsiang Chang
  15. Signal Processsing, IEEE Transactions on v.5 no.Issue: 4 Hardware implementation perspectves of digital video watermarking algorithms Mathai, N.J.;Kundur, D.;Sheikholeslami, A.
  16. IEEE ISCAS 2002 A Robust DWT-Based Video Watermarking Algorithm Hongmei Liu(et al.)
  17. Computer Arithmetic : Algorithm and Hardware Desig Behrooz Parhami
  18. IEEE Trans. On Circuit and Systems ∥:Analog and Digital Signal Processing v.47 no.9 A Fast Multiplier-Accumulator Using the Modified Booth Algorithm Fayez Elguibaly
  19. in Proc. IEEE 1994 Custom Integrated Circuits Conf. A 162Mbit/s variable length decoding circuit using an adaptive tree search technique Y. Ooi;A.Taniguchi;S. Demura
  20. IEEE Trans. Consumer Electron v.40 Design and hardware implementation of a memory efficient Huffman decoding R. Hashemian https://doi.org/10.1109/30.320814
  21. Information Proceeding Letters v.64 An Efficient Finite-State Machine Implementation of Huffman Decoders V. Iyenger;K. Chakrabarty https://doi.org/10.1016/S0020-0190(97)00176-2