Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of Embedded Processor Architecture Applicable to Mobile Multimedia

Mobile Multimedia 지원을 위한 Embedded Processor 구조 설계

  • Published : 2004.05.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes embedded processor architecture design which is applicable to multimedia in mobile platform The main description is based on basic processor architecture and consideration about energy efficiency when used in mobile platform To design processor data path architecture (pipeline, branch prediction, multiple issue superscalar, function unit number) which is optimal to multimedia application and cache hierarchy and its structure, we have nut the simulation with variant architecture using MPEG4 test bench as multimedia application. We analyzed energy efficiency of architecture to check if it is applicable to mobile platform and decide basic processor architecture based on analysis result. The suggested basic processor architecture not only can be applied to mobile platform but also can be applied to basic processor architecture of configurable processor which is designed through automatic design environment.

본 논문은 mobile platform에서 사용될 Multimedia 적용을 위한 embedded Processor의 기본 구조 연구에 관한 내용으로 MPEG4 응용에 적합한 processor의 기본 구조 그리고 mobile platform에 적용될 수 있는 energy efficiency를 고려한 구조설계를 주 내용으로 하고 있다. multimedia 응용 embedded processor의 기본 구현 구조 요소인 processor data path architecture(pipeline, branch prediction, multiple issue superscalar, function unit number)의 기본 구조 설정과 cache hierarchy와 그 구성의 적합한 예상구조를 설정하기 위해 본 논문에서는 multimedia 응용 프로그램인 MPEG4를 processor simulator의 test bench로 사용하여 다양한 구조에 대한 simulation을 수행하였다. 그리고 mobile platform 적용에 적합한 구조인지에 대한 문제를 energy efficiency관점에서 고찰하여 적용 가능한 기본 processor 구조를 설정하였다. 그리고 본 논문에서 제안된 기본 구조 연구는 mobile platform에 바로 적용이 가능하며 더 나아가 특정 응용 프로그램에 최적의 성능을 발휘할 수 있는 자동화 설계기반환경에서의 configurable processor 설계에서 그 기본 processor 구조로 사용될 수 있다.

Keywords

References

  1. I. Kuroda and T. Nishitani, 'Multimedia Processors', Proceeding of the IEEE, Vol, 86, No.6, pp.1203-1221, June 1998 https://doi.org/10.1109/5.687835
  2. A. Peleg et al, 'Intel MMX for Multimedia PCs', Communication of The ACM, Vol.40, No.1, pp.25-38, January 1997 https://doi.org/10.1145/242857.242865
  3. 'MIPS Extension for Digital Media with 3D', MIPS Technologies, Inc, March 1997
  4. M. Tremblay et al. 'VIS Speed New Media Processing', IEEE Micro, Vol.16, No.4, pp.10-20, August 1996 https://doi.org/10.1109/40.526921
  5. R. B. Lee, 'Sub-word Parallelism with MAX-2', IEEE Micro, Vol.16, No.4, pp.51-59, August 1996 https://doi.org/10.1109/40.526925
  6. P. Foley, 'The Mpact Media Processor Redefined the Multimedia PC', Proceedings of COMPCON 1996, pp.311-318 https://doi.org/10.1109/CMPCON.1996.501789
  7. C.Hansen, 'Architecture of a Broadband Media Processor', Proceedings of COMPCON 1996, pp.334-340 https://doi.org/10.1109/CMPCON.1996.501792
  8. 'PrimeXsys Wireless Platform', http://www.arm.com
  9. S. Ramamurthi, 'Multimedia Technologies on Terminals Based on the OMAP Platform', TI White Paper, June 2002
  10. R. E. Gonzalez, 'Xtensa: A Configurable and Extensible Processor', IEEE Micro, Vol1.20, No.2, pp.60-70, April 2000 https://doi.org/10.1109/40.848473
  11. T. Austin et al, 'simplescalar: An Infrastructure for Computer System Modeling', IEEE Computer, Vol.35, No.2, pp.59-67, February 2002 https://doi.org/10.1109/2.982917
  12. S. Park and et al, 'A MPEG-4 Video Codec Chip with Low Power Scheme for Mobile Application', International Conference On Circuits/Systems, Computers and Communications 2002, pp.1288-1291
  13. S. J. E. Wilton and N. P. Jouppi, 'CACTI: An Enhanced Cache Access and Cycle Time Model', IEEE JSSC, Vol.32, No.5, pp.677-688, May 1996 https://doi.org/10.1109/4.509850
  14. K. M. Wilson and K. Olukotun, 'Designing High Bandwidth On-Chip Caches', Proceedings of the 24thInternational Symposium on Computer Architecture, June 1997
  15. S. McFarling, 'Combining Branch Predictors', Tech. Note TN-36, DEC WRL, June 1993
  16. T. Yeh and Y. N. Patt, 'A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History', Proceedings of the 20th International Symposium on Computer Architecture, pp.257-266, May 1993
  17. G. S. Sohi and S. Vajapeyam, 'Instruction issue logic for high-performance interruptible pipelined processors', Proceedings of the 14th Annual Symposium on Computer Architecture, pp.27-34, June 1987 https://doi.org/10.1145/30350.30354
  18. D. Folegnani and A. Gonzalez, 'Energy-Effective Issue Logic', Proceedings of the 28th Int. Symposium on Computer Architecture, June 2001 https://doi.org/10.1109/ISCA.2001.937452
  19. R. Gonzalez and M. Horowitz, 'Energy Dissipation In General Purpose Microprocessors', IEEE JSSC, Vol.31, No.9, pp.1277-1284, September 1996 https://doi.org/10.1109/4.535411
  20. Proceddings of the 28th Int. Symposium on computer Architecture v.31 no.9 Energy Dissipation In General Purpose Microprocessors September R.Gonzalez;M.Horowitz