배전시스템에서의 저항형 초전도 한류기 파라미터 산정방법

Application Analysis of a Resistive type SFCL for Distribution Systems

허태전*, 배형택**, 박민원***, 유인근*

Tae-Jeon Heo*, Hyeong-Thaek Bae**, Min-Won Park***, and In-Keun Yu*

Abstract: Since the discovery of the hightemperature superconductors, many researches been performed for the applications of superconductivity technologies in various fields. As results, significant progress has been achieved. Especially, Superconducting (SFCL) Current Limiter offers an attractive means to limit fault current in power systems. In order to verify the effectiveness of the SFCL, in this paper, the analysis of fault current and voltage stability assessment in a distribution system are performed by the PSCAD/EMTDC-based simulation method in which a component for resistive type of SFCL is presented. Through the simulation, the advantage of SFCL application is shown, and the effective parameters of the SFCL are also recommended.

Key Words: Superconducting Fault Current Limiter, PSCAD/EMTDC simulation

1. Introduction

Recently, increases in the installed capacity and the interconnection of the transmission networks lead to very high short-circuit currents. It is very important to protect electric power systemsfrom high short-circuit current. The present. techniques use circuit breakers. However, since their principle is to cut the current at its zero crossing, all the components beyond the fault point have to withstand the destructive effects of the high short-circuit currents for a period of at least $3 \sim 5$ cycles. An attractive device is a current limiter that clips the fault current and reduces the electromechanical stress on the network. In addition, the reduction of the fault duration provided by the limiter could increase the power transmission capability and improve the dynamic stability as well (1, 2).

* 정 회 원 : 창원대 대학원 석사과정

* 정 회 원 : 창원대 공대 전기공학과 교수

** 비회원:한국전력공사

*** 정 회 원 : 차세대초전도응용기술개발사업단

원고접수 : 2003년 12월 19일 심사완료 : 2004년 02월 09일 can cause voltage instability in the electrical system by adding reactance to the system. This forces the utility to add capacitance to the system to counter-balance the reactive element. One of well-known limiters is current limiting reactor.

The SFCLs, in contrast to current limiting

Conventional copper-based current limiters

The SFCLs, in contrast to current limiting reactors or high impedance transformers, are capable of limiting short circuit currents without adding considerable voltage-drop and energy-loss to power systems during normal operation. Under fault conditions, a resistance is automatically inserted into the power grid to limit the peak short-circuit current by transition from the superconducting state to the normal state, the quench. Further advantages, like fail safe operation and quick recovery, make SFCL very attractive, especially for rapidly growing power systems with higher short-circuit capacities.

It is expected that the resistive type of SFCL will be commercialized near the future for both transmission and distribution system [5, 6]. The resistive type SFCL consists of a low inductance superconducting coil which is inserted in series in the line. In case of resistive type SFCL, the characteristic of the resistances from quench to recovery is very important for the real system applications [7–9]. It is, however, very difficult to analyze the characteristics of the SFCL under various real world system conditions due to the limited access to the physical SFCL and real power systems.

For the purpose of verifying the effectiveness of the SFCL for a practical distribution system, a simulation-based analysis of fault current and voltage stability in a simplified distribution system were performed using PSCAD/EMTDC. A component for a resistive type of SFCL is adopted in the analysis.

The simulation results demonstrate the effectiveness of the proposed simulation and parameter assessment techniques.

2. Characteristics of the SFCL

depicts PSCAD/EMTDC the component of resistive type SFCL, for which characteristic equation of limiting resistance (1) is used.

$$R(t) = R_{sc} \left\{ 1 - \exp\left(-\frac{t - t_0}{\tau}\right) \right\}$$
 (1)

where Rsc represents the maximum resistance of superconductor, and thelimiting resistance R(t) will be increased exponentially up to $Rsc(0\sim10\ \Omega)$ with the time constant τ after the quench-onset (t=to).




Fig. 1. EMTDC component of resistive type SFCL.

Fig. 2(a) shows the characteristic curve of SFCL and the limiting features of fault current are given in Fig. 2(b). current exceeds the critical point of the SFCL, the limiting resistance of SFCL is activated during to \(\text{t1}\) (t1: time at clear of fault), and thus suppresses the fault current as shown in (b).




Fig. 2. Characteristic curves of SFCL and current limiting effects.

3. Configuration of a model system

Fig. 3 shows a simplified practical distribution system associated with a SFCL. The model system consists of a 154 kV system bus, three banks of 154/22.9 kV 60[MVA] conventional transformers and the SFCLs. Detailed parameters of the system are given in Table 1.

Ten loads are supplied through the transformers, 3.5[MW] and 7.3[MW] of loads are attached to D/L(A) and D/L(B), and the possible application points of SFCL are represented by CASE1, CASE2 and CASE3, respectively. Among those three cases, the CASE3 is the most effective position from the suppressing rate of fault current and system voltage drop point of view. Thus, the CASE3is chosen for the study case in this work. A single-line to ground fault is assumed to occur at the sending end of the 22.9 kV system.




Fig. 3. Simplified practical distribution system.

The fault inception point and duration times are 0.2[sec], 0.3[sec], respectively.

Table 1. Parameter of the model system

Source Voltage	154(kV)/23(kV)	
Transformer	$(20x3)60[MVA](Y-Y-\triangle)$	
%Z of D/L (A)	Z_0	5.705+j1.860
	Z_{l}	1.533+j2.509
%Z of D/L (B)	Z_0	15.247+j34.17
	20	5
	$Z_{\rm l}$	5.932+j11.365
Load of D/L (A)	3500(kW)	
Load of D/L (B)	7300(kW)	

4. Simulation Result

4.1 Single-line to ground fault at D/L(A)

Fig. 4 represents the results for the prospective fault current of D/L(A) and the voltage shape of D/L(B) without SFCL. The peak of fault current reaches 29.22(kA), and the voltage drop of D/L(B) is 87(%).

The resistance curve, fault current of D/L(A) and the voltage shape of D/L(B) with $I(\Omega)$ of maximum SFCL resistance are given in Fig. 5.




Fig. 4. Fault current and voltage without a SFCL

The peak of fault current reaches 21.0[kA], and the voltage drop of D/L(B) is 49[%] in this case.

Fig. 6 shows the simulation results with $5(\Omega)$ of maximum SFCL resistance. The peak of




Fig. 5. Fault current and voltage with a SFCL (1Ω) .




Fig. 6. Fault current and voltage with a SFCL (5Ω).

prospective fault current is suppressed to 11.0(kA), which is 40(%) of the fault current without a SFCL, and the voltage drop of D/L(B) is only 4(%) in this case.

4.2 Single-line to ground fault at D/L(B) As in Section 4.1, the same process of simulation is conducted for the D/L(B). Fig.7 represents the results for the fault current of D/L(B) and the voltage shape of D/L(A) without a SFCL. The peak of prospective fault current reaches 23.95[kA], and the voltage drop of D/L(A) is 76[%].

The resistance curve, fault current of D/L(B) and the voltage shape of D/L(A) with 1(Q) of maximum SFCL resistance are given in Fig. 8. The peak of fault current reaches 18.2(kA), and the voltage drop of the D/L(A) is 41(%) in this case.




Fig. 7. Fault current and voltage without a SFCL.




Fig. 8. Fault current and voltage with a SFCL (1Ω) .

Fig. 9 shows the simulation results with 5 $[\mathfrak{Q}]$ of maximum SFCL resistance. The peak of prospective fault current is suppressed to 10.24(kA), which is 40(%) of the fault current without a SFCL, and the voltage drop of D/L(A) is only 5(%) in this case.






Fig. 9. Fault current and voltage with a SFCL (5Ω) .

Fig. 10 and Fig. 11 depict the relationship between fault current, voltage drop and resistance of SFCL for the two different cases (A & B), respectively.



10. Fault current and voltage resistance for D/L(A).



11. Fault current and voltage VS. resistance for D/L(B).

shown in the above figures, the prospective fault current and voltage drop rate are decreased with the resistance of SFCL. The impact obtained by the SFCL application is saturated at around $5(\Omega)$ in this

study case, which means that the parameter assessment of SFCL is very important and necessary for the proper operation of power systems. Furthermore, the subsequent fault current can be reduced into the load current level with higher values of the SFCL resistance. However, the recovery time of superconductor may exceeds the reclosing time of the protective system and can causes serious voltage stability problems consequently.

Conclusions

In order to verify the effectiveness of the SFCL for a practical distribution system, simulation-based analysis of fault current and voltage stability in a simplified distribution system are performed using PSCAD/EMTDC. In the analysis, a component for a resistive type of SFCL is adopted. Through the simulation, the advantage of SFCL application is shown, and effective parameters of the SFCL are also recommended.

The prospective fault current and voltage drop rate decrease with the resistance of SFCL. However, the impact by the SFCL is saturated at a certain point, which means that the parameter assessment of SFCL is very important and necessary for the secure operation of power systems. Furthermore, coordination between the resistance and the recovery time should be considered in order not to cause voltage instability problem of the system.

감사의 글

연구는 21세기 프론티어 연구개발 사업인 차 세대 초전도 응용기술 개발 사업단의 연구비 지 원에 의해 수행되었음.

참 고 문 헌

- [1] P. Tixador, "Superconducting Current Limiters Some Comparisons and Influential Parameters" IEEE Transactions on Applied Superconductivity, Vol. 4, No. 4, pp. 190-198, December 1994
- (2) M. Neo, and B.R. Oswald, "Technical and Economical Benefits of Superconducting Fault Current Limiters in Power Systems", IEEE Transactions on Applied Superconductivity, Vol.9, No. 1347-1350, June 1999
- (3) M. Noe, K.P. Juengst, F. Werfel, L. Cowey, Α. Wolf, and S. "Investigation of high-Tc bulk material for

- its use in resistive superconducting fault current limiters", IEEE Transactions on Applied Superconductivity, Vol. 11, No. 2, pp. 1960-1963, March 2001
- [4] W. Paul, M. Chen, M. Lakner, J. Rhyner, D. Braun, W. Lanz, and M. Kleimaier, "Superconducting Fault Current Limiter applications, technical and economical benefits, simulations and test results", CIGRE 2000, Group 13, Paper 335 (Preprint)
- (5) M. Steurer, "Current Limiters the Art". Fourth Workshop & Conference on EHV Technology, India, 1998
- [6] M. Tsuda, Y. Mitani, K. Tsuji, and K. Kakihana, "Application of Resistor Based Superconducting Fault Current Limiter to Enhancement of Power System Transient Stability", IEEE Transactions on Applied Superconductivity, Vol. 11. No. 1. pp.2122-2125, March 2001
- [7] M. Lindmayer, and H. Mosebach, "Quenching of High-Tc-Superconductors Limitation Current Numerical Simulations and Experiments". Transaction on Applied Superconductivity, Vol.7, No.2, June 1997
- [8] N. Kashima, and S. Nagaya, "A System Study on Superconducting Fault Current Limiting Transformer (SFCLT) with the Functions of Fault Current Suppression and System Stability Improvement", IEEE Transaction on Applied Superconductivity, Vol. 11, No. 1, pp. 1936-1939, March 2001
- [9] H. Kameda, and H. Taniguchi, "Setting Method of Specific Parameters of a Superconducting Fault Current Limiter Considering the Operation of Power System Protection", IEEE Transaction on Applied Superconductivity, Vol. 9, No. 2, pp. 1355-1360, June 1999

저 자 소 개



허태전(許泰田)

1978년 1월 19일생, 2003년 창원대 공대 전기공학과 졸업, 현재 동대학원 전기공 학과 석사과정



배형택(表熒釋)

1950년 5월 29일생, 1998년 창원대 대학 원 전기공학과 졸업(석사), 현재 동대학 원 전기공학과 박사과정



박민원(朴敏遠)

1970년 2월 12일생. 1995년 창원대 공 대 전기공학과 졸업. 1997년 동 대학원 전기공학과 졸업(석사). 2002년 오사카 대학 전기공학과 졸업(박사). 현재 차세 대초전도응용기술개발사업단



유인근(劉仁根)

1954년 2월 18일생. 1981년 동국대 공대 전기공학과 졸업. 1983년 한양대 대학원 전기공학과 졸업(석사). 1986 년 한양대 대학원 전기공학과 졸업 (박사). 1985년 6월~1988 년 2월 한 국전기연구원 지중송전연구실장. 1990 년 12월~1992년 2월 University of Texas at Arlington (Post-Doc.). 1996년 12월~1998년 2월 University, UK(Visiting Scholar). 1998년 3월~현재 창원대학교 전기 공학과 교수