참고문헌
- H. Marie and P. Belin, 'R, G, B acquisition interface with line-locked clock generator for flat panel display,' IEEE J. Solid-State Circuits, vol. 33, pp. 1009-1023, July 1998 https://doi.org/10.1109/4.701244
- H. Pleog, G. Hoogzaad, H. Temeer, M. Vertregt, and R. Roovers, 'A 2.5V 12b 54MSample/s 0.25um CMOS ADC in 1mm2,' in ISSCC Dig. Tech Papers, Feb. 2001, pp. 132-133
- A. Shabra and H. S. Lee, 'A 12-bit mismatch-shaped pipeline A/D converter,' in Symp. VLSI Circuits Dig. Tech Papers, June 2001, pp. 211-214 https://doi.org/10.1109/VLSIC.2001.934242
- L. Singer, S. Ho, M. Timko, and D. Kelly, 'A 12b 65MSample/s CMOS ADC with 82dB SFDR at 120MHz,' in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 38-39 https://doi.org/10.1109/ISSCC.2000.839681
- H. Pan, M. Segami, M. choi, J. Cao, F. Halorl, and A. A. Abidi, 'A 3.3V 12b 50MSample/s A/D converter in 0.6um CMOS with over 80dB SFDR,' in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 40-41
- B. Murmann, and B. E. BoserTsay, 'A 12b 75MS/s pipelined ADC using open-loop residue amplification,' in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 328-329 https://doi.org/10.1109/ISSCC.2003.1234320
- B. M. Min, P. Kim, D. Boisvert, and A. Aude, 'A 69mW 10b 80MS/s pipelined CMOS ADC,' in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 324-325 https://doi.org/10.1109/ISSCC.2003.1234318
- M. Clara, A. Wiesbauer, F. Kuttner, 'A 1.8V fully embedded 10b 160MS/s two-step ADC in 0.18um CMOS,' in Proc. IEEE Custom Integrated Circuits Conf., May 2002, pp. 437-440
- S. M. Yoo, T. H. Oh, J. W. Moon, S. H. Lee, and U. K. Moon, 'A 2.5V 10b 120Msample/s CMOS pipelined ADC with high SFDR,' in Proc. IEEE Custom Integrated Circuits Conf., May 2002, pp. 441-444
-
M. J. Kim, H. S. Yoon, Y. J. Lee, and S. H. Lee, 'An 11b 70MHz
$1.2mm^2$ 49mW 0.18um CMOS ADC with on-chip current/voltage references,' in Proc. Eur. Solid-State Circuits Conf., Sep. 2002, pp. 463-466 - A. Loloee, A. Zanchi, H. Jin, S. Shehata, and E. Bartolome, 'A 12b 80MSps pipelined ADC core with 190mW consumption from 3V in 0.18um digital CMOS,' in Proc. Eur. Solid-State Circuits Conf., Sep. 2002, pp. 467-470
- S. Andreas, H. E. Bernhard, P. E. Herbert, R. Hagelauer, and A. A. Abidi, 'A 1.2V 10-b 100MSamples/s A/D converter in 0.12um CMOS,' in Symp. VLSI Circuits Dig. Tech. Papers, June 2002, pp. 326-327
- D. Kelly, W. Yang, L. Mehr, M. Sayuk, and L. Singer, 'A 3V 340mW 14b 75MSPS ADC with 85dB SFDR at nyquist,' in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 134-135
- Y. I. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, 'A 10b 100MSample/s CMOS pipelined ADC with 1.8V power supply,' in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 130-131
- L. Sumanen, M. Waltari, and K. Halonen, 'A 10-bit 200-MS/s CMOS parallel pipeline A/D converter,' IEEE J. Solid-State Circuits, vol. 36, pp. 1048-1055, July 2001 https://doi.org/10.1109/4.933460
- D. G. Nairn, 'A 10-b, 3V, l00MS/s pipelined ADC,' in Proc. IEEE Custom Integrated Circuits Conf., May 2000, pp. 257-260
- K. Y. Kim, N. Kusayanagi, and A. A. Abidi, 'A 10-b l00MS/s CMOS A/D converter,' in Proc. IEEE Custom Integrated Circuits Conf., May 1996, pp. 419-422
- S. M. Jamal, D. Fu, P. J. Hurst, and S. H. Lewis, 'A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration,' in ISSCC Dig. Tech. Paper, Feb. 2002, pp. 172-173 https://doi.org/10.1109/ISSCC.2002.992991
- A. M. Abo and P. R. Gray, 'A l.5-V, 10-bit, 14.3-MS/s CMOS pipelined analog-to-digital converter,' IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999 https://doi.org/10.1109/4.760369