Journal of the Semiconductor & Display Technology (반도체디스플레이기술학회지)
- Volume 2 Issue 2
- /
- Pages.17-20
- /
- 2003
- /
- 1738-2270(pISSN)
The Design of High-Speed Transistor Junction Technology
초고속 소자를 위한 Junction Technology 연구
Abstract
The current drive in an MOSFET is limited by the intrinsic channel resistance. All the other parasitic elements in a device structure playa significant role and degrade the device performance. These other resistances need to be less than 10%-20% of the channel resistance. To achieve the requirements, we should investigate a methodology of separation and quantification of those resistances. In this paper, we developed the extraction method of resistances using calibrated TCAD simulation. The resistance of the extension region is also partially determined by the formation of a surface accumulation region that forms under the gate in the tail region of the extension profile.