JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A novel 622Mbps burst mode CDR circuit using two-loop switching

  • Published : 2003.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes a novel burst-mode clock and data recovery (CDR) circuit which can be used for 622Mbps burst mode applications. The CDR circuit is basically a phase locked loop (PLL) having two phase detectors (PDs), one for the reference clock and the other for the NRZ data, whose operations are controlled by an external control signal. This CDR was fabricated in a 1-poly 5-metal $0.25{\;}\mu\textrm{m}$ CMOS technology. Jitter generation, burst/continuous mode data receptions were tested. Operational frequency range is 320Mhz~720Mhz and BER is less than 1e-12 for PRBS31 at 622Mhz. For the same data sequence, the extracted clock jitter is less than 8ps rms. Power consumption of 100mW was measured without I/O circuits.

Keywords

References

  1. Y. Ota, et al., 'High-Speed, Burst-Mode, Packet-Capable Optical Receiver and Instantaneous Clock Recovery for Optical Bus Operation', J. Lightwave Technol., vol. 12, No.2, pp. 325 - 331,1994 https://doi.org/10.1109/50.350582
  2. M. Banu and A. E. Dunlop, 'Clock Recovery Circuit with Instantaneous Locking', Electronic letters, Vol. 28, No. 23,pp.2127-2130,1992 https://doi.org/10.1049/el:19921366
  3. J. G. Maneatis, et al., 'Precise Delay Generation Using Coupled Oscillators', JSSC, Vol. 28, No. 12, pp. 1273 -1282, 1993 https://doi.org/10.1109/4.262000
  4. Behazad Razavi, 'Monolithic Phase-Locked Loops and Clock Recovery Circuits, Theory and Design', New York, IEEE press, 1996