References
- F. Krummenacher and N. Joehl, 'A 4-MHz CMOS continuous-time filter with on-chip automatic tuning.' IEEE J. Solid-State Circuits, vol. 23, no. 3, pp. 750-758, Jun. 1988 https://doi.org/10.1109/4.315
- S. L. Wong, 'Novel drain-biased trans-conduc-tance building blocks for continuous-time filter applications,' Electronics Letters, vol. 25, no. 25, pp. 100-101, Jan. 1989 https://doi.org/10.1049/el:19890074
- C. A. Laber and P. R Gray, 'A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equa-lizer optimized for disk-dhive read channels,' IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 462-470, Apr. 1993 https://doi.org/10.1109/4.210029
- F. Yang and C. C. Enz, 'A low-distortion BiCMOS seventh-order Bessel filter operating at 2.5V supply,' IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 321-330, Mar. 1996 https://doi.org/10.1109/4.494194
- K. -J. Lee, W. -C. Wang, and K. -S. Huang, 'A current-mode testable design of operational transconductance amplifier-capacitor filters,' IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 46, no. 4, Apr. 1999 https://doi.org/10.1109/82.755411
- E. S. Sinencio and J. S. Martinez, 'CMOS transconductance amplifiers, architectures and active filters: a tutorial,' in Proc. IEE Circuits, Devices and System', vol. 147, no. 1, pp. 3-12, Feb. 2000 https://doi.org/10.1049/ip-cds:20000055
- Z. Wang and W. Guggenbuhl, 'A voltage-controllable linear MOS transconductor using bias offset technique,' IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 315-317, Feb. 1990 https://doi.org/10.1109/4.50321
- A. L. Caban and P. E. allen, 'Low-voltage CMOS transconductance cell based on parallel operation of triode and saturation transcon-ductors.' Electronics Letters, vol. 30, no. 14, pp, 1124-1126, Jul. 1994 https://doi.org/10.1049/el:19940756
-
C. -S. Kim, G. -O. Cho, Y. -H. Kim, and B. -S. Song, 'A CMOS 4
$Wtimes$ https://doi.org/10.1109/4.705355Speed DVD read channel IC,' IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1168-1178, Aug. 1998 - E. Ibaragi, S. Nishioka, A. Hyogo, and K. Sekine, 'A CMOS OTA free from second order effects with a high input resistance Gm control terminal,' ISCAS, pp. 300-303, 2001 https://doi.org/10.1109/ISCAS.2001.921852
- N. Arora, MOSFET Models for VLSI Circuit Simulation: Theory and Practice, Springer-Verlag Wien, New York, 1993