참고문헌
- Proc. Int'l Conf. on Supercomputing'91 An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty J.L. Baer;T.F.Chen
- Proc. 5th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems Design and Evaluation of a Compiler Algorithm for Prefetching Mowry, T.;Lam, M.S.;Gupta, A.
- Proc. 25th Int'l Symposium on Microarchitecture An Efficient Architecture for Loop Based Data Preloading Chen, W.Y.;Bringmann, R.A.;Mahlke, S.A.;Hank, R.E.;Sicolo, J.E.
- Proc. 17th ISCA Improving Direct-Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers Jouppi Norman, P.
- IEEE Trans. Comput. v.46 no.5 Selective Victim Caching: A Method to Improve the Performance of Direct Mapped Cache Stiliadis, D.;Varma, A.
- Proc. Int'l Conf. on Supercomputing'95 Data Cache with Multiple Cachig Strategies Tuned to Different Types of Locality Gonzalez, A.;Aliagas, C.;Valero, M.
- SCIzzL-5 The Split Temporal/Spatial Cache:Initial Performance Analysis Milutinovic, V.;Tomasevic, M.;Markovic, B.;Tremblay, M.
- COMPCON Digest of Papers PA-7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface Kurpanchek, G.(et al.)
- Proc. the 1996 Int'l Conf. on Parallel Processing v.I Reducing Conflicts in Direct-Mapped Caches with a Temporality-Based Design Rivers Jude, A.;Davidson Edward, S.
- Proc. 17th ISCA The Performance Impact of Blcok sizes and Fetch Strategies Przybylski, S.
- Proc. PACT'97 Static Locality Analysis for Cache Management F. Jesus Sanchez;Antonio Gonzaelz;Mateo Valeo
- Proc. IEEE Alessandro Volta Memorial Workshop Power/Performance Advantages of Victim Buffer in High-Performance Processors G. Albera;R. Iris Bahar
- Improving Performance of an L1 Cache with an Associated Buffer, CSE-TR-631-98, University of Michigan Srinivasan, V.
- IEEE J. Solid State Circuits v.26 no.2 An Area Model for On-Chip Memories and its Applications Mulder, J.M.;Quach, N.T.;Flynn, M.J.
- CACTI 3.0: An Integrated Cache Timing and Power, and Area Model, Compaq WRL Report Reinman, G.(et al.)
- Proc. IEEE 10th Int'l Conf. on VLSI Design Energy-Efficiency of VLSI Cache: A Comparative Study Kamble, M.B.(et al.)
- Proc. ISLPED'97 Analytical Energy Dissipation Models for Low Power Caches Kamble, M.B.(et al.)