The Transactions of the Korean Institute of Electrical Engineers D (대한전기학회논문지:시스템및제어부문D)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

A Fault-Tolerant Duplex Microcontroller Architecture

결함내성형 이중 마이크로콘트롤러 구조

  • 김병진 (삼성전자 DS총괄 SystemLSI) ;
  • 백승수 (삼성전자 DS총괄 AMLCD) ;
  • 이인환 (한양대학 전자전기컴퓨터공학부) ;
  • 임동진 (한양대학 전자컴퓨터공학부)
  • Published : 2002.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a fault-tolerant duplex architecture to build a high-reliability microcontroller using commercial VLSI processors. The architecture supports fail-silence under all single-failure situations and facilitates recovery from transient failures. The paper implements the duplex architecture using two Motorola MC68360 processors and evaluates its fault tolerance in a real application environment.

Keywords

References

  1. D. P. Sicwiorek and R. S. Schwartz, The Theory and Practice of Reliable System Design, Digital press, 1982
  2. B. W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems, Addison-Wesley, 1989
  3. A. L. Hopkins Jr., T. B. Smith III and J. H. Lala, 'FTMP-A Highly Reliable Fault-Tolerant Multiprocessor for Aircraft,' Proceedings of the IEEE, Vol. 66, No. 10, pp. 1221-1239, Oct. 1978 https://doi.org/10.1109/PROC.1978.11113
  4. A. Avizienis, G. C. Gilley, F. P. Mathur, D. A. Rennels, J. A. Rohr and D. K. Rubin, 'The STAR(Self-Testing and Repairing) Computer: An Investigation on the Theory and Practice of Fault-Tolerant Computer Design,' IEEE Transactions on Computers, Vol. C-20, No. 11, pp. 1312-1321, Oct. 1971 https://doi.org/10.1109/T-C.1971.223133
  5. O. Serlin, 'Fault-Tolerant Systems in Commerical Applications,' IEEE Computer, Vol. 17, No. 8, pp. 19-30, Aug. 1984 https://doi.org/10.1109/MC.1984.1659214
  6. MC68360 Quad Integrated Communications Controller User's Mannual, Motorola, 1993
  7. 8XC196Kx, 8XC196Jx, 87C196CA Microcontroller Family User's Manual, Intel, 1995
  8. P. K. Lala, Fault-Tolerant and Fault-Testable Hardware Design, Prentice-Hall, 1985
  9. J. Gray and A. Reuter, Transaction Processing: Concepts and Techniques, Morgan Kaufman, 1993
  10. A. M. Usas, 'A Totally Self-Checking Checker Design for the Detection of Errors in Periodic Signals,' IEEE Transactions on Computers, Vol. C-24, No. 5, pp. 483-488, May 1975 https://doi.org/10.1109/T-C.1975.224250
  11. W. M. Daly, A. L. Hopkins Jr. and J. F. McKenna Jr., 'A Fault-Tolerant Clocking System,' International Symposium on Fault-Tolerant Computing, 1973
  12. C. M. Krishna, K. G. Shin and R. W. Butler, 'Ensuring Fault Tolerance of Phase-Locked Clocks,' IEEE Transactions on Computers, Vol. C-34, No. 8, pp. 752-756, Aug. 1985 https://doi.org/10.1109/TC.1985.1676622