Design of Look-up Table in Huffman CODEC Using DBLCAM and Two-port SRAM

DBLCAM과 Two-port SRAM을 이용한 허프만 코덱의 Look-up Table 설계

  • Published : 2002.10.01

Abstract

The structure of conventional CAM(Content Addressable Memory) cell, used to Look-up table scheme in Huffman CODEC, is not performed by being separated in reading, writing and match operation. So, there is disadvantages that the control is complicated, and the floating states of match line force wrong operation to be happened in reading, writing operation. In this paper, in order to improve the disadvantages and proces the data fast, fast Look-up table is designed using DBLCAM(Dual Bit Line CAM)-performing the reading, writing operation and match operation independently and Two-port SRAM being more fast than RAM in an access speed. Look-up table scheme in Huffman CODEC, using DBLCAM and Two-port SRAM proposed in this paper, is designed in Cadence tool, and layout is performed in 0.6${\mu}{\textrm}{m}$ 2-poly 3-metal CMOS full custom. And simulation is peformed with Hspice.

허프만 코덱의 Look-up table 구조에 이용되는 기존 CAM(Content Addressable Memory) 셀의 구조는 읽기 및 쓰기동작과 매치동작이 분리되어 수행되지 않는다. 그래서 제어가 복잡해지고, 읽기 및 쓰기동작시에 매치라인이 플로팅 상태가 되어 오작동을 유발할 수 있다는 단점을 가지고 있다. 본 논문에서는 이러한 단점을 개선하여 데이터를 고속으로처리할 수 있도록 읽기, 쓰기동작 및 매치동작을 독립적으로 수행하는 DBLCAM(Dual Bit Line CAM)과 RAM보다 엑세스 속도가 빠른 Two-port SRAM을 사용하여 고속의 Look-up table을 설계하였다. 본 논문에서 제안된 DBLCAM과 Two-port SRAM을 이용한허프만 코텍의 Look-up table은 Cadence를 사용하여 설계하였으며, 레이아웃은 0.6㎛ 2-poly 3-metal CMOS full custom으로 수행하였다. 그리고 모의실험에는 Hspice를 이용하였다.

Keywords

References

  1. Khalid Sayood, 'Introduction to Data Compression', 2nd ed., Morgan Kaufmann, 2000
  2. V. Bhaskaran and K. Konstantinides, 'Image and Video Compression Standars, Boston, MA:Kluwer Academic Publishers, 1995
  3. E. Linzer, 'Super efficient decoding of color JPEG image on RISC machines', Image Communication, Vol. 8, No. 1, pp. 13-24, Jan. 1996 https://doi.org/10.1016/0923-5965(95)00016-X
  4. Hashemlan, 'Memory efficient and high-speed search Huffman Coding', IEEE Transactions on Communications, Vol. 43, No. 10, pp. 2576-2581, Oct. 1995 https://doi.org/10.1109/26.469442
  5. S. Chang and David Messerschmitt, 'Designing High-Throughput VLC Decoder Part I-Concurrent VLSI Architecture', IEEE Trans. Circuits and Systems for Video Technology, Vol. 2, pp. 187-196, Jun. 1992 https://doi.org/10.1109/76.143418
  6. Genuhoe Kim et al, 'Design of Variable Length Decoder based on CAM', Proc. JTC-CSCC'94, pp. 950-954, 1994
  7. E. Komoto et al, 'A High-speed and Compact Size JPEG Huffman Decoder using CAM', Symp. VLSI ckt, pp. 37-38, 1993
  8. A. G. Hanlon, 'Content Addressable and Associative Memory System', IEEE Trans. on Electronic Circuits, Vol. Ec 15, No. 4, pp. 509-521, Aug. 1996 https://doi.org/10.1109/PGEC.1966.264357
  9. 이완범, 'ATM 망의 스트리밍 모드 비연결형 서버를 위한 포워딩 테이블 VPC 맵 ASIC 설계', 석사학위 논문, 1997