Redundancy Analysis Simulation for EDS Process

EDS 공정에서 Redundancy Analysis 시뮬레이션

  • 서준호 (성균관대학교 정보통신공학부) ;
  • 이칠기 (성균관대학교 정보통신공학부)
  • Published : 2002.09.01

Abstract

It takes 2 or 3 months to manufacture memory device. Defect has to exist owing to hundreds of processes. If there are too many defects, the memory has to be rejected. But if there are a few defects, it will be more efficient and cost reducing for the company to use it by repairing. Therefore, laser-repair process is needed for such a reason and redundancy analysis is needed to establish correct target of laser-repair process. The equipment development company had provided the redundancy analysis and each development company had developed and provided separately. So, to analyze the similar type of defects, redundancy analysis time can be very different by the manufacture. The purpose of this research is to strengthen the competitive price and to apply correlation concept in business for reducing the redundancy analysis time to repair the defects

Keywords

References

  1. IEEE ISSCC Dig. Tech. Papers Memories and redundancy techniques in
  2. IEEE Design & Test v.2 no.3 A fault-driven comprehensive redundancy algorithm for repair of dynamic RAMs J. R. Day
  3. IEEE Design & Test v.4 Efficient spare allocation in reconfigurable arrays S-Y. Kuo;W. K. Fuchs
  4. Electronics Defect Analysis System Speeds Test and Repair of Redundant Memories M. Tarr;D. Boudreau;R. Murphy
  5. IEEE Design & Test v.2 no.3 A Fault-Driven Comprehensive Redundancy Algorithm John R. Day
  6. Proc. 18th Int. on Fault-Tolerant Computing Approaches for the repair of VLSI/WSI RRAMs by ROW/Column deletion Fabrizio Lombardi;W. K. Huang
  7. Simulation Modeling and Analysis(Third Edition) Averill M. Law;W.David Kelton